TDA8260TW Selling Leads, Price trend, TDA8260TW DataSheet download, circuit diagram from SeekIC.com

Features: · Direct conversion Quadrature Phase Shift Keying (QPSK) and 8-Phase Shift Keying (8PSK) demodulation (Zero-IF)· Frequency range: 950 to 2175 MHz· High level asymmetrical RF input· 0 to 50 dB variable gain with AGC control· Loop-controlled 0 to 90° phase shifter· High AGC linearity (<...

See larger image

SeekIC No. : 004516713 Detail

TDA8260TW: Features: · Direct conversion Quadrature Phase Shift Keying (QPSK) and 8-Phase Shift Keying (8PSK) demodulation (Zero-IF)· Frequency range: 950 to 2175 MHz· High level asymmetrical RF input· 0 to 50...

TDA8260TW Data Sheet

Get Latest Price

Part Number:: TDA8260TW
Supply Ability:: 5000

Price Break

Qty
1~5000

Unit Price
Negotiable

Processing time
15 Days

SeekIC Buyer Protection PLUS - newly updated for 2013!

Escrow Protection.
Guaranteed refunds.
Secure payments.
Learn more >>

Month Sales

268 Transactions

Rating

evaluate (4.8 stars)

Upload time: 2025/1/12

add to my favourite

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.

Product Details

Description

Features:

· Direct conversion Quadrature Phase Shift
Keying (QPSK) and 8-Phase Shift Keying (8PSK)
demodulation (Zero-IF)
· Frequency range: 950 to 2175 MHz
· High level asymmetrical RF input
· 0 to 50 dB variable gain with AGC control
· Loop-controlled 0 to 90° phase shifter
· High AGC linearity (<1 dB per bit with an 8-bit DAC),
AGC voltage variable between 0 and 3 V
· Integrated 5th-order matched baseband filters for
in-phase (I) and quadrature (Q) signal paths
· Controlled I-to-Q gain balance
· I2C-bus controlled PLL frequency synthesizer
· Low phase noise
· Operation from a 4 MHz crystal (allowing the use of
an SMD crystal)
· Five frequency steps from 125 kHz to 2 MHz
· Crystal frequency output to drive the demodulator IC
· Compatible with 5, 3.3 and 2.5 V I2C-bus
· Fully compatible and easy to interface with Philips
Semiconductors family of digital satellite demodulators
· +5 V DC supply voltage
· 38-pin high heat dissipation package

Application

· Direct Broadcasting Satellite (DBS) QPSK
demodulation
· Digital Video Broadcasting (DVB) QPSK demodulation
· BS digital 8PSK demodulation

Pinout

Connection Diagram

Specifications

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
VCC	supply voltage	-0.3	+6.0	V
V_i(max); Vo_(max)	maximum input or output voltage on all pins except SDA, SCL and VT	-0.3	VCC + 0.3	V
V_i(SDA); V_o(SDA)	data input or data output voltage	-0.3	+6.0	V
V_i(SCL)	clock input voltage	-0.3	+6.0	V
V_o(tune)	tuning voltage output	-0.3	+35	V
T_amb	ambient temperature	-20	+85	°C
T_stg	IC storage temperature	-40	+150	°C
T_j(max)	maximum junction temperature	-	150	°C
t_sc(max)	maximum short-circuit time; each pin; short-circuit to VCC or GND	-	10	S

Note
1. Maximum ratings cannot be exceeded, not even momentarily, without causing irreversible damage to the IC.
Maximum ratings cannot be accumulated.

Description

The direct conversion QPSK demodulator TDA8260TW is the front-end receiver dedicated to digital TV broadcasting, satisfying both DVB and DBS TV standards. The wide range oscillator (from 950 to 2175 MHz) covers the American, European and Asian satellite bands, as well as the SMA-TV US standard.

The Zero-IF concept discards traditional IF filtering and intermediate conversion techniques. It also simplifies the signal path.

TDA8260TW Optimum signal level is guaranteed by gain-controlled amplifiers in the RF path. The 0 to 50 dB variable gain is controlled by the signal returned from the Satellite Demodulator and Decoder (SDD) and applied to pin AGCIN.

The PLL synthesizer is built on a dual-loop concept. The first loop controls a fully integrated L-band oscillator, using as a reference the LC VCO which runs at a quarter of the synthesized frequency.

The second loop controls the tuning voltage of the VCO and improves the phase noise of the carrier within the loop bandwidth. The step size is equal to the comparison
requency. The input of the main divider of the PLL synthesizer is connected internally to the VCO output.

The comparison frequency of the TDA8260TW second loop is obtained from an oscillator driven by an external 4 MHz crystal. The 4 MHz output available at pin XTOUT may be used to drive the crystal inputs of the SDD, thereby saving an additional crystal in the application.

Both the divided and the comparison frequencies of the second loop are compared in a fast phase detector which drives the charge pump. The TDA8260TW includes a loop amplifier with an internal high-voltage transistor to drive an external 33 V tuning voltage.

Control data is entered via the I2C-bus. The I2C-bus voltage can be 5.0, 3.3 or 2.5 V, thus allowing compatibility with most existing microcontrollers.

A 5-byte frame is required to address the device and to program the main divider ratio, the reference divider ratio, the charge pump current and the operating mode.

A flag is set when the loop is 'in-lock', this can be read during READ operations, as well as the Power-on reset flag.

The device has four selectable I2C-bus addresses. The selection is done by applying a specific voltage to pin AS. This feature gives the possibility to use up to four TDA8260TW ICs in the same system.

TDA8260TW

product image

floor Price/Ceiling Price

Price Break

Month Sales

Rating

Payment Methods

Recent History

Description

Customers Who Bought This Item Also Bought

Isolators(194)

Filters(263)

Motors, Solenoids, Driver Boards/Modules(2035)

Tapes, Adhesives(300)

Audio Products(940)

Optoelectronics(3638)