Position: Home  > All Categories> Integrated Circuits (ICs) > K4H1G0438M-TC/LA2

K4H1G0438M-TC/LA2

Features: • Double-data-rate architecture; two data transfers per clock cycle• Bidirectional data strobe [DQS] (x4,x8) & [L(U)DQS] (x16)• Four banks operation• Differential clock inputs(CK and CK)• DLL aligns DQ and DQS transition with CK transition• MRS cyc...

product image

K4H1G0438M-TC/LA2 Picture
See larger image
SeekIC No. : 004382757 Detail

K4H1G0438M-TC/LA2: Features: • Double-data-rate architecture; two data transfers per clock cycle• Bidirectional data strobe [DQS] (x4,x8) & [L(U)DQS] (x16)• Four banks operation• Differenti...

K4H1G0438M-TC/LA2 Data Sheet

floor Price/Ceiling Price

Get Latest Price
Part Number:
K4H1G0438M-TC/LA2
Supply Ability:
5000

Price Break

  • Qty
  • 1~5000
  • Unit Price
  • Negotiable
  • Processing time
  • 15 Days
Total Cost: $ 0.00

SeekIC Buyer Protection PLUS - newly updated for 2013!

  • Escrow Protection.
  • Guaranteed refunds.
  • Secure payments.
  • Learn more >>

Month Sales

268 Transactions

Rating

evaluate  (4.8 stars)

Upload time: 2024/11/19

add to my favourite

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.
Product Details

Description



Features:

• Double-data-rate architecture; two data transfers per clock cycle
• Bidirectional data strobe [DQS] (x4,x8) & [L(U)DQS] (x16)
• Four banks operation
• Differential clock inputs(CK and CK)
• DLL aligns DQ and DQS transition with CK transition
• MRS cycle with address key programs
-. Read latency 2, 2.5 (clock)
-. Burst length (2, 4, 8)
-. Burst type (sequential & interleave)
• All inputs except data & DM are sampled at the positive going edge of the system clock(CK)
• Data I/O transactions on both edges of data strobe
• Edge aligned data output, center aligned data input
• LDM,UDM for write masking only (x16)
• DM for write masking only (x4, x8)
• Auto & Self refresh
• 7.8us refresh interval(8K/64ms refresh)
• tRFC(Refresh row cycle time) = 120ns
• Maximum burst refresh cycle : 8
• 66pin TSOP II package


Pinout

Connection Diagram


Specifications

Parameter Symbol Value Unit
Voltage on any pin relative to Vss VIN, VOUT -0.5 ~ 3.6 V
Voltage on VDD & VDDQ supply relative to Vss VDD -1.0 ~ 3.6 V
Storage temperature TSTG -55 ~ +150 °C
Power dissipation PD 1.5 W
Short circuit current IOS 50 mA

Note :Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded.Functional operation should be restricted to recommended operating condition.Exposure to higher than recommended voltage for extended periods of time could affect device reliability.




Description

The K4H1G0438M / K4H1G0838M is 1,073,741,824 bits of double data rate synchronous DRAM organized as 4x 67,108,864/ 4x 33,554,432 words by 4/ 8bits, fabricated with SAMSUNGs high performance CMOS technology. Synchronous features with Data Strobe allow extremely high performance up to 333Mb/s per pin. I/O transactions are possible on both edges of DQS. Range of operating frequencies,programmable burst length and programmable latencies allow the device to be useful for a variety of high performance memory system applications.




Customers Who Bought This Item Also Bought

Margin,quality,low-cost products with low minimum orders. Secure your online payments with SeekIC Buyer Protection.
You may also be interested in :
Tapes, Adhesives
803
AC452-2
Undefined Category
VI-B63-IU
X27 589
Cables, Wires
821-0814-a
415-0100-150
Isolators
HCPL062N
HCPL316J
Prototyping Products
AVT4168
DE1
Integrated Circuits (ICs)
TA8435H
1MB12-140
View more