ICSSSTUBF32866A

Features: • 25-bit 1:1 or 14-bit 1:2 configurable registered buffer with parity check functionality• Supports SSTL_18 JEDEC specification on data inputs and outputs• Supports LVCMOS switching levels onCSR andRESET inputs• Low voltage operation VDD = 1.7V to 1.9V• Avai...

product image

ICSSSTUBF32866A Picture
SeekIC No. : 004371374 Detail

ICSSSTUBF32866A: Features: • 25-bit 1:1 or 14-bit 1:2 configurable registered buffer with parity check functionality• Supports SSTL_18 JEDEC specification on data inputs and outputs• Supports LVCMO...

floor Price/Ceiling Price

Part Number:
ICSSSTUBF32866A
Supply Ability:
5000

Price Break

  • Qty
  • 1~5000
  • Unit Price
  • Negotiable
  • Processing time
  • 15 Days
Total Cost: $ 0.00

SeekIC Buyer Protection PLUS - newly updated for 2013!

  • Escrow Protection.
  • Guaranteed refunds.
  • Secure payments.
  • Learn more >>

Month Sales

268 Transactions

Rating

evaluate  (4.8 stars)

Upload time: 2024/10/31

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.
Product Details

Description



Features:

• 25-bit 1:1 or 14-bit 1:2 configurable registered buffer with parity check functionality
• Supports SSTL_18 JEDEC specification on data inputs and outputs
• Supports LVCMOS switching levels on CSR and RESET inputs
• Low voltage operation VDD = 1.7V to 1.9V
• Available in 96 BGA package
• Drop-in replacement for ICSSSTUA32864
• Green packages available



Application

• DDR2 Memory Modules
• Provides complete DDR DIMM solution with ICS97ULP877
• Ideal for DDR2 667, and 800



Pinout

  Connection Diagram


Specifications

Storage Temperature . . . . . . . . . . . . 65 to +150
Supply Voltage . . . . . . . . . . . . . . . . . .. . .-0.5V to 2.5V
Input Voltage1,2 . . . . . . . . . . . . . . . . .. -0.5V to +2.5V
Output Voltage1,2 . . . . . . . . . .  .  -0.5V to VDD + 0.5V
Input Clamp Current . . . . . . . . . . . . . . . . .  .. ±50 mA
Output Clamp Current . . . . . . . . . . . . . . . .  . . ±50mA
Continuous Output Current. . . . . . . . . . . . . . . ±50mA
VDD or GND Current/Pin . . . . . . . . . . . . . . . . ±100mA
Package Thermal Impedance3 . . . . . . . . . . . . . .. 36

Notes:
1. The input and output negative voltageratings may be excluded if the input and output clamp ratings are observed.
2. This value is limited to 2.5V maximum.
3. The package thermal impedance is calculated in accordance with JESD 51.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only and functional operation of the device at these or any other conditions above those listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.




Description

This 25-bit 1:1 or 14-bit 1:2 configurable registered buffer of the ICSSSTUBF32866A is designed for 1.7-V to 1.9-V VDD operation.

All clock and data inputs are compatible with the JEDEC standard for SSTL_18. The control inputs are LVCMOS. All outputs are 1.8-V CMOS drivers that have been optimized to drive the DDR-II DIMM load. ICSSSTUBF32866A operates from a differential clock (CK and CK). Data are registered at the crossing of CK going high, and CK going low.

The C0 input controls the pinout configuration of the 1:2 pinout from A configuration (when low) to B configuration (when high). The C1 input controls the pinout configuration from 25-bit 1:1 (when low) to 14-bit 1:2 (when high).




Customers Who Bought This Item Also Bought

Margin,quality,low-cost products with low minimum orders. Secure your online payments with SeekIC Buyer Protection.
Line Protection, Backups
Cables, Wires - Management
Motors, Solenoids, Driver Boards/Modules
LED Products
View more