ICSSSTUB32871A

Storage Temperature . . . . . . . . . . . . . 65to +150
Supply Voltage . . . . . . . . . . . . . . . .......... -0.5V to 2.5V
Input Voltage1, . . . . . . . . . . . . . .. . -0.5V to V_DD +2.5V
Output Voltage1,2 . . . . . . . . . .  . -0.5V to V_DDQ + 0.5V
Input Clamp Current . . . . . . . . . . . . . . . . . . . . ±50 mA
Output Clamp Current . . . . . . . . . . . . . . . . . .. . ±50mA
Continuous Output Current . . . . . . . . . . . . . .. . ±50mA
VDD or GND Current/Pin . . . . . . . . . . . . . . ... . ±100mA
Package Thermal Impedance3 . . . . . . . . . . . ... . . . 36

Notes:
1. The input and output negative voltage ratings may be excluded if the input and output clamp ratings are observed. 
2. This value is limited to 2.5V maximum.
3. The package thermal impedance is calculated in accordance with JESD 51.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These
ratings are stress specifications only and functional operation of the device at these or any other conditions above those listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

This 27-bit 1:1 registered buffer of the ICSSSTUB32871A with parity is designed for 1.7V to 1.9V VDD operation.

All clock and data inputs are compatible with the JEDEC standard for SSTL_18. The control inputs are LVCMOS. All outputs are 1.8 V CMOS drivers that have been optimized to drive the DDR2 DIMM load. The ICSSSTUB32871A operates from a differential clock (CK and CK). Data are registered at the crossing of CK going high, and CK going low.

The ICSSSTUB32871A supports low-power standby operation. When the reset input (RESET) is low, the differential input receivers are disabled, and undriven (floating) data, clock and reference voltage (VREF) inputs are allowed. In addition, when RESET is low all registers are reset, and all outputs except PTYERR are forced low. The LVCMOS RESET input must always be held at a valid logic high or low level.

To ensure defined outputs from the register before a stable clock has been supplied, RESET must be held in the low state during power up.

In the DDR2 RDIMM application, RESET is specified to be completely asynchronous with respect to CK and CK. Therefore, no timing relationship can be guaranteed between the two. When entering reset, the register will be cleared and the outputs will be driven low quickly, relative to the time to disable the differential input receivers. However, when coming out of reset, the register will become active quickly, relative to the time to enable the differential input receivers. As long as the data inputs are low, and the clock is stable during the time from the low-to-high transition of RESET until the input receivers are fully enabled, the design of the ICSSSTUB32871A must ensure that the outputs will remain low, thus ensuring no glitches on the output.

The ICSSSTUB32871A monitors both DCS0 and DCS1 inputs and will gate the Qn outputs from changing states when both DCS0 and DCS1 are high. If either DCS0 or DCS1 input is low, the Qn outputs will function normally. The RESET input has priority over the DCS0 and DCS1 control and will force the Qn outputs low and the PTYERR output high. If the DCS-control functionality is not desired, then the CSGateEnable input can be hardwired to ground, in which case, the setup-time requirement for DCS would be the same as for the other D data inputs.

The ICSSSTU32871A includes a parity checking function. The ICSSSTUB32871A accepts a parity bit from the memory controller at its input pin PARIN, compares it with the data received on the D-inputs and indicates whether a parity error has occurred on its open-drain PTYERR pin (active LOW). Package options include 96-ball Thin Profile Fine Pitch BGA (TFBGA, MO-TBD).