Features: • Packaged in 20-pin (150 mil) SSOP (QSOP)• Available in Pb (lead) free package• 12.5 MHz or 25 MHz fundamental crystal or clock input• Six output clocks with selectable frequencies• SDRAM frequencies of 67, 83, 100, and 133 MHz• Buffered crystal refer...
ICS650-27: Features: • Packaged in 20-pin (150 mil) SSOP (QSOP)• Available in Pb (lead) free package• 12.5 MHz or 25 MHz fundamental crystal or clock input• Six output clocks with selec...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Item | Rating |
Supply Voltage, VDD All Inputs and Outputs Ambient Operating Temperature Storage Temperature Junction Temperature Soldering Temperature |
7 V -0.5 V to VDD+0.5 V -40 to +85°C -65 to +150°C 175°C 260°C |
The ICS650-27 is a low cost, low jitter, high performance clock synthesizer for networking applications. Using analog Phase-Locked Loop (PLL) techniques, the device accepts a 12.5 MHz or 25 MHz clock or fundamental mode crystal input to produce multiple output clocks for networking chips, PCI devices, SDRAM, and ASICs. The ICS650-27 outputs all have zero ppm synthesis error. The ICS650-27 is pin compatible and functionally equivalent to the ICS650-07.
It is a performance upgrade and is recommended for all new 3.3V designs. See the MK74CB214, ICS551, and ICS552-01 for non-PLL buffer devices which produce multiple low-skew copies of these output clocks. See the ICS570, ICS9112-16/17/18 for zero delay buffers that can synchronize outputs and other needed clocks.