GS820E32AT-180

Features: •FT pin for user-configurable flow through or pipelined operation• Dual Cycle Deselect (DCD) operation• 3.3 V +10%/5% core power supply• 2.5 V or 3.3 V I/O supply•LBO pin for Linear or Interleaved Burst mode• Internal input resistors on mode pins allow...

product image

GS820E32AT-180 Picture
SeekIC No. : 004355943 Detail

GS820E32AT-180: Features: •FT pin for user-configurable flow through or pipelined operation• Dual Cycle Deselect (DCD) operation• 3.3 V +10%/5% core power supply• 2.5 V or 3.3 V I/O supply&#...

floor Price/Ceiling Price

Part Number:
GS820E32AT-180
Supply Ability:
5000

Price Break

  • Qty
  • 1~5000
  • Unit Price
  • Negotiable
  • Processing time
  • 15 Days
Total Cost: $ 0.00

SeekIC Buyer Protection PLUS - newly updated for 2013!

  • Escrow Protection.
  • Guaranteed refunds.
  • Secure payments.
  • Learn more >>

Month Sales

268 Transactions

Rating

evaluate  (4.8 stars)

Upload time: 2024/6/6

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.
Product Details

Description



Features:

• FT pin for user-configurable flow through or pipelined operation
• Dual Cycle Deselect (DCD) operation
• 3.3 V +10%/5% core power supply
• 2.5 V or 3.3 V I/O supply
• LBO pin for Linear or Interleaved Burst mode
• Internal input resistors on mode pins allow floating mode pins
• Default to Interleaved Pipelined mode
• Byte Write (BW) and/or Global Write (GW) operation
• Common data inputs and data outputs
• Clock Control, registered, address, data, and control
• Internal self-timed write cycle
• Automatic power-down for portable applications
• JEDEC standard 100-lead TQFP package
• Pb-Free 100-lead TQFP package available



Application

The GS820E32A is a 2,097,152-bit high performance synchronous SRAM with a 2-bit burst address counter. Although of a type originally developed for Level 2 Cache applications supporting high performance CPUs, the device now finds application in synchronous SRAM applications, ranging from DSP main store to networking chip set support.




Pinout

  Connection Diagram


Specifications

Symbol Description Value Unit
VDD

VDDQ

VCK
Voltage on VDD Pins

Voltage in VDDQ Pins

Voltage on Clock Input Pin
0.5 to 4.6

0.5 to VDD

0.5 to 6
V

V

V
VI/O

VIN
Voltage on I/O Pins

Voltage on Other Input Pins
0.5 to VDDQ+0.5 ( 4.6 V max.)

0.5 to VDD+0.5 ( 4.6 V max.)
V

V
IIN

IOUT

PD
Input Current on Any Pin

Output Current on Any I/O Pin

Package Power Dissipation
+/20

+/20

1.5
mA

mA
TSTG

TBIAS
Storage Temperature

Temperature Under Bias
55 to 125

55 to 125


Note:
Permanent damage to the device may occur if the Absolute Maximum Ratings are exceeded. Operation should be restricted to Recommended Operating Conditions. Exposure to conditions exceeding the Absolute Maximum Ratings, for an extended period of time, may affect reliability of this component.




Customers Who Bought This Item Also Bought

Margin,quality,low-cost products with low minimum orders. Secure your online payments with SeekIC Buyer Protection.
Industrial Controls, Meters
Circuit Protection
Prototyping Products
DE1
Integrated Circuits (ICs)
Transformers
View more