Features: •FT pin for user-configurable flow through or pipelined operation• Dual Cycle Deselect (DCD) operation• 3.3 V +10%/5% core power supply• 2.5 V or 3.3 V I/O supply•LBO pin for Linear or Interleaved Burst mode• Internal input resistors on mode pins allow...
GS820E32AT-180: Features: •FT pin for user-configurable flow through or pipelined operation• Dual Cycle Deselect (DCD) operation• 3.3 V +10%/5% core power supply• 2.5 V or 3.3 V I/O supply...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Features: • Single Cycle Deselect (SCD) operation• 3.3 V +10%/5% core power supplyR...
The GS820E32A is a 2,097,152-bit high performance synchronous SRAM with a 2-bit burst address counter. Although of a type originally developed for Level 2 Cache applications supporting high performance CPUs, the device now finds application in synchronous SRAM applications, ranging from DSP main store to networking chip set support.
Symbol | Description | Value | Unit |
VDD VDDQ VCK |
Voltage on VDD Pins Voltage in VDDQ Pins Voltage on Clock Input Pin |
0.5 to 4.6 0.5 to VDD 0.5 to 6 |
V V V |
VI/O VIN |
Voltage on I/O Pins Voltage on Other Input Pins |
0.5 to VDDQ+0.5 ( 4.6 V max.) 0.5 to VDD+0.5 ( 4.6 V max.) |
V V |
IIN IOUT PD |
Input Current on Any Pin Output Current on Any I/O Pin Package Power Dissipation |
+/20 +/20 1.5 |
mA mA |
TSTG TBIAS |
Storage Temperature Temperature Under Bias |
55 to 125 55 to 125 |
Note:
Permanent damage to the device may occur if the Absolute Maximum Ratings are exceeded. Operation should be restricted to Recommended Operating Conditions. Exposure to conditions exceeding the Absolute Maximum Ratings, for an extended period of time, may affect reliability of this component.