GS82032AQ-133 Selling Leads, Price trend, GS82032AQ-133 DataSheet download, circuit diagram from SeekIC.com

Features: • Single Cycle Deselect (SCD) operation• 3.3 V +10%/5% core power supply• 2.5 V or 3.3 V I/O supply• LBO pin for Linear or Interleaved Burst mode• Internal input resistors on mode pins allow floating mode pins• Default to Interleaved Pipelined modeR...

See larger image

SeekIC No. : 004355932 Detail

GS82032AQ-133: Features: • Single Cycle Deselect (SCD) operation• 3.3 V +10%/5% core power supply• 2.5 V or 3.3 V I/O supply• LBO pin for Linear or Interleaved Burst mode• Internal in...

GS82032AQ-133 Data Sheet

Get Latest Price

Part Number:: GS82032AQ-133
Supply Ability:: 5000

Price Break

Qty
1~5000

Unit Price
Negotiable

Processing time
15 Days

SeekIC Buyer Protection PLUS - newly updated for 2013!

Escrow Protection.
Guaranteed refunds.
Secure payments.
Learn more >>

Month Sales

268 Transactions

Rating

evaluate (4.8 stars)

Upload time: 2024/11/23

add to my favourite

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.

Product Details

Description

Features:

• Single Cycle Deselect (SCD) operation
• 3.3 V +10%/5% core power supply
• 2.5 V or 3.3 V I/O supply
• LBO pin for Linear or Interleaved Burst mode
• Internal input resistors on mode pins allow floating mode pins
• Default to Interleaved Pipelined mode
• Byte Write (BW) and/or Global Write (GW) operation
• Common data inputs and data outputs
• Clock Control, registered, address, data, and control
• Internal self-timed write cycle
• Automatic power-down for portable applications
• JEDEC standard 100-lead TQFP or QFP package

Application

The GS82032A is a 2,097,152-bit high performance synchronous SRAM with a 2-bit burst address counter. Although of a type originally developed for Level 2 Cache applications supporting high performance CPUs, the device now finds application in synchronous SRAM applications, ranging from DSP main store to networking chip set support

Specifications

Symbol	Description	Value	Unit
V_DD	Voltage on VDD Pins	0.5 to 4.6	V
V_DDQ	Voltage in VDDQ Pins	0.5 to VDD	V
V_CK	Voltage on Clock Input Pin	0.5 to 6	V
V _I/O	Voltage on I/O Pins	0.5 to VDDQ+0.5 ( 4.6 V max.)	V
V_IN	Voltage on Other Input Pins	0.5 to VDD+0.5 ( 4.6 V max.)	V
I_IN	Input Current on Any Pin	+/20	mA
I_OUT	Output Current on Any I/O Pin	+/20	mA
P_D	Package Power Dissipation	1.5	W
T_STG	Storage Temperature	55 to 125	oC
T_BIAS	Temperature Under Bias	55 to 125	oC

GS82032AQ-133

product image

floor Price/Ceiling Price

Price Break

Month Sales

Rating

Payment Methods

Recent History

Description

Customers Who Bought This Item Also Bought

Transformers(1503)

Semiconductor Modules(17785)

Programmers, Development Systems(1039)

Hardware, Fasteners, Accessories(2239)

Capacitors(4587)

Kits(573)