Features: • HIGH PERFORMANCE E2CMOS ® TECHNOLOGY - 10 ns Maximum Propagation Delay - Fmax = 100 MHz - 7 ns Maximum from Clock Input to Data Output - TTL Compatible 16 mA Outputs - UltraMOS® Advanced CMOS Technology• 50% to 75% REDUCTION IN POWER FROM BIPOLAR - 90mA Maximum Icc ...
GAL20XV10: Features: • HIGH PERFORMANCE E2CMOS ® TECHNOLOGY - 10 ns Maximum Propagation Delay - Fmax = 100 MHz - 7 ns Maximum from Clock Input to Data Output - TTL Compatible 16 mA Outputs - UltraMOS...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Features: • 3.3V LOW VOLTAGE, ZERO POWER OPERATION - JEDEC Compatible 3.3V Interface Standar...
The GAL20XV10 combines a high performance CMOS process with electrically erasable (E2) floating gate technology to provide the highest speed Exclusive-OR PLD available in the market. At 90mA maximum Icc (75mA typical Icc), the GAL20XV10 provides a substantial savings in power when compared to bipolar counterparts. E2CMOS technology offers high speed (<100ms) erase times providing the ability to reprogram, reconfigure or test the devices quickly and efficiently.
The generic architecture provides maximum design flexibility by allowing the Output Logic Macrocell (OLMC) to be configured by the user. An important subset of the many architecture configurations possible with the GAL20XV10 are the PAL® architectures listed in the macrocell description section of this document. The GAL20XV10 is capable of emulating these PAL architectures with full function and parametric compatibility.
Unique test circuitry and reprogrammable cells of GAL20XV10 allow complete AC, DC, and functional testing during manufacturing. As a result, Lattice Semiconductor delivers 100% field programmability and functionality of all GAL products. In addition, 100 erase/write cycles and data retention in excess of 20 years are specified.