FPD87208AXA

Features: Reduced Swing Differential Signaling (RSDS) digital bus reduces dynamic power, EMI and bus-width from the timing controller LVDS single pixel input interface system Input clock range from 25 MHz to 85 MHz Drives RSDS column drivers at 170 Mb/s with an 85 MHz clock (Max) BIST Function CMO...

product image

FPD87208AXA Picture
SeekIC No. : 004343048 Detail

FPD87208AXA: Features: Reduced Swing Differential Signaling (RSDS) digital bus reduces dynamic power, EMI and bus-width from the timing controller LVDS single pixel input interface system Input clock range from ...

floor Price/Ceiling Price

Part Number:
FPD87208AXA
Supply Ability:
5000

Price Break

  • Qty
  • 1~5000
  • Unit Price
  • Negotiable
  • Processing time
  • 15 Days
Total Cost: $ 0.00

SeekIC Buyer Protection PLUS - newly updated for 2013!

  • Escrow Protection.
  • Guaranteed refunds.
  • Secure payments.
  • Learn more >>

Month Sales

268 Transactions

Rating

evaluate  (4.8 stars)

Upload time: 2024/12/25

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.
Product Details

Description



Features:

Reduced Swing Differential Signaling (RSDS) digital bus reduces dynamic power, EMI and bus-width from the timing controller
LVDS single pixel input interface system
Input clock range from 25 MHz to 85 MHz
Drives RSDS column drivers at 170 Mb/s with an 85 MHz clock (Max)
BIST Function
CMOS circuitry operates from a 2.25V2.75V; 0°C70°C
64 TQFP package with body size 10 mm x 10 mm x



Pinout

  Connection Diagram


Specifications

If Military/Aerospace specified devices are required,please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.
Supply Voltage (VDD)                                             −0.3V to +3.0V
DC TTL Input Voltage (VIN)                           −0.3V to (VDD + 0.3V)
DC LVDS Input Voltage (VIN)                         −0.3V to (VDD + 0.3V)
DC Output Voltage (VOUT)                             −0.3V to (VDD + 0.3V)
Junction Temperature                                                          +150°C
Storage Temperature Range
(TSTG)                                                                  −65°C to +150°C
Lead Temperature (TL)
(Soldering 10 sec.)                                                                 260°C
ESD Rating:
HBM:                                                                                          2 kV
MM:                                                                                           200V
(HBM: RZAP = 1.5 k, CZAP = 100 pF,MM: RZAP = 0, CZAP = 200 pF)



Description

The FPD87208AXA is a timing controller that combines an LVDS single pixel input interface with National Reduced Swing Differential Signaling (RSDS™) output driver interface for XGA and Wide XGA resolutions. FPD87208AXA resides on the TFTLCD panel and provides the data buffering and control signal generation for XGA, and Wide XGA graphic modes. The RSDS path to the column driver contributes toward lowering radiated EMI and reducing system dynamic power consumption.

This single RSDS bus FPD87208AXA conveys the 6-bit color data for XGA,and three different WXGA resolutions.


Customers Who Bought This Item Also Bought

Margin,quality,low-cost products with low minimum orders. Secure your online payments with SeekIC Buyer Protection.
Boxes, Enclosures, Racks
Programmers, Development Systems
Potentiometers, Variable Resistors
Resistors
Industrial Controls, Meters
View more