Features: * Power supply: VDD ,VDDQ = 2.6V ± 0.1V * Data rate: 400Mbps (max.) * Double Data Rate architecture; two data transfers per clock cycle * Bi-directional data strobe (DQS) is transmitted /received with data for capturing data at the receiver * Data inputs, outputs, and DM are synchronized...
EDD5108ADTA-5C: Features: * Power supply: VDD ,VDDQ = 2.6V ± 0.1V * Data rate: 400Mbps (max.) * Double Data Rate architecture; two data transfers per clock cycle * Bi-directional data strobe (DQS) is transmitted /r...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Features: 2.5 V power supply: VDDQ = 2.5V ± 0.2V : VDD = 2.5V ± 0.2V Data Rate: 333Mbps/266Mbps (...
Features: Power supply: VDD, VDDQ = 2.5V ± 0.2V Data Rate: 333Mbps/266Mbps (max.) Double Data Rate...
Features: • Power supply: VDD, VDDQ = 2.5V ±0.2V • Data Rate: 333Mbps/266Mbps (max.) &...
Parameter | Symbol | Rating | Unit | Note |
Voltage on any pin relative to VSS | VT | -1.0 to +3.6 | V | |
Supply voltage relative to VSS | VDD | -1.0 to +3.6 | V | |
Short circuit output current | IOS | 50 | mA | |
Power dissipation | PD | 1.0 | W | |
Operating ambient temperature | TA | 0 to +70 | ||
Storage temperature | Tstg | -55 to +125 |
The EDD5108AD and the EDD5116AD are 512M bits Double Data Rate (DDR) SDRAM, organized as 16,777,216 words × 8 bits × 4 banks and 8,388,608 words × 16 bits × 4 banks, respectively.
Read and write operations are performed at the cross points of the CK and the /CK. This high-speed data transfer EDD5108AD and the EDD5116AD is realized by the 2 bits prefetch-pipelined architecture. Data strobe (DQS) both for read and write are available for high speed and reliable data bus design. By setting extended mode register, the on-chip Delay Locked Loop (DLL) can be set enable or disable. They are packaged in standard 66-pin plastic TSOP(II).