Z8440F6X2, Z8440F6X2 Z80SIO-0, Z8441 Selling Leads, Datasheet
MFG:ST Package Cooled:original newCDIP D/C:2008+
Z8440F6X2, Z8440F6X2 Z80SIO-0, Z8441 Datasheet download
Part Number: Z8440F6X2
MFG: ST
Package Cooled: original newCDIP
D/C: 2008+
MFG:ST Package Cooled:original newCDIP D/C:2008+
Z8440F6X2, Z8440F6X2 Z80SIO-0, Z8441 Datasheet download
MFG: ST
Package Cooled: original newCDIP
D/C: 2008+
Want to post a buying lead? If you are not a member yet, please select the specific/related part number first and then fill the quantity and your contact details in the "Request for Quotation Form" on the left, and then click "Send RFQ".Your buying lead can then be posted, and the reliable suppliers will quote via our online message system or other channels soon.
TOP
PDF/DataSheet Download
Datasheet: Z8400
File Size: 1027518 KB
Manufacturer: ZILOG [Zilog, Inc.]
Download : Click here to Download
PDF/DataSheet Download
Datasheet: Z8400
File Size: 1027518 KB
Manufacturer: ZILOG [Zilog, Inc.]
Download : Click here to Download
PDF/DataSheet Download
Datasheet: Z8400
File Size: 1027518 KB
Manufacturer: ZILOG [Zilog, Inc.]
Download : Click here to Download
The Z8441 is designed as serial input/output controller.Its basic functions as a serial to parallel, parallel to serial connverter/controller which could be programmed by a CPU for a board range of serial communication applications.
It has many features.The first one is that it would have asynchronous protocols which means everything necessary for complete messages in 5, 6, 7, or 8 bits/character. Includes varible stop bits and several clock-rate multiplier, break generation and detection; parity; overrun and traming error detection.The second one is about its synchronous protocols which means everything necessary for complete bits or byte oriented messages in 5, 6, 7 or 8 bits/character, including IBM bisync, SDLC, HDLC, CCITT-X25 and ithers automatic CRC generation/checking, sync character and zero insertion/detetion, abort generation/detection and flag insertion.The third one is receiver data registers quadruply buffered, transmitter registers doubly buffered.The next one is it would be highly sophosticcated and flexible daisy-chain interrupt vectoring for interrupts without external logic.And so on.
Some absolute maximum ratings have been concluded into several points as follow.The first one is about its voltage in Vcc with respect to Vss which would be from -0.3V to 0.7V.The second one is about its voltage on all inputs with respect to Vss which would be from -0.3V to Vcc+0.3V.The third one is about its storage temperature which would be from -65°C to +150°C.Something should be noted that stresses greater than those listed under absolute maximum ratings may cause permanent damage to the device.
Also some electrical DC characteristics about it.The first one is about its clock input low voltage which would be min -0.3V and max +0.45V.The second one is about its clock input high voltage which would be min Vcc-0.6 V and max Vcc+0.3 V.The third one is about its input high voltage which would be min 2.2V and max Vcc V.The next one is about its input low voltage which would be -0.3V and max 0.8V.The next one is about its output low voltage which would be max 0.4V.And so on.For more information please contadct us.