XQR17V16VQ44N, XQR17V16VQ44R, XQR18V04 Selling Leads, Datasheet
MFG:XILINX Package Cooled:N/A D/C:09+
XQR17V16VQ44N, XQR17V16VQ44R, XQR18V04 Datasheet download
Part Number: XQR17V16VQ44N
MFG: XILINX
Package Cooled: N/A
D/C: 09+
MFG:XILINX Package Cooled:N/A D/C:09+
XQR17V16VQ44N, XQR17V16VQ44R, XQR18V04 Datasheet download
MFG: XILINX
Package Cooled: N/A
D/C: 09+
Want to post a buying lead? If you are not a member yet, please select the specific/related part number first and then fill the quantity and your contact details in the "Request for Quotation Form" on the left, and then click "Send RFQ".Your buying lead can then be posted, and the reliable suppliers will quote via our online message system or other channels soon.
TOP
PDF/DataSheet Download
Datasheet: XQR1701LCC44M
File Size: 101627 KB
Manufacturer: XILINX [Xilinx, Inc]
Download : Click here to Download
PDF/DataSheet Download
Datasheet: XQR1701LCC44M
File Size: 101627 KB
Manufacturer: XILINX [Xilinx, Inc]
Download : Click here to Download
PDF/DataSheet Download
Datasheet: XQR18V04
File Size: 167404 KB
Manufacturer: XILINX [Xilinx, Inc]
Download : Click here to Download
Xilinx introduces the QPro™ XQ18V04 and XQR18V04 series of QML in-system programmable and radiation hardened configuration PROMs. Initial devices in this 3.3V family are a 4-megabit PROM that provide an easy-to-use, cost-effective method for re-programming and storing large Xilinx FPGA configuration bitstreams.
When the FPGA is in Master Serial mode, it generates a configuration clock that drives the PROM. A short access time after the rising CCLK, data is available on the PROM DATA (D0) pin that is connected to the FPGA DIN pin. The FPGA generates the appropriate number of clock pulses to complete the configuration. When the FPGA is in Slave Serial mode, the PROM and the FPGA are clocked by an external clock.
When the FPGA is in Express or SelectMAP Mode, an external oscillator will generate the configuration clock that drives the PROM and the FPGA. After the rising CCLK edge, data are available on the PROMs DATA (D0-D7) pins. The data will be clocked into the FPGA on the following rising edge of the CCLK. Neither Express nor SelectMAP utilize a Length Count, so a free-running oscillator may be used.
Symbol | Description |
Value |
Unit | |
Vcc | Supply voltage relative to GND |
0.5 to +4.0 |
V | |
VIN | Input voltage with respect to GND |
0.5 to +5.5 |
V | |
VTS | Voltage applied to High-Z output |
0.5 to +5.5 |
V | |
TSTG | Storage temperature (ambient) |
-65 to +150 |
||
TJ | Junction Temperature | Ceramic |
+150 |
|
Plastic |
+125 |