VPX3214C, VPX3214C-A1, VPX3216 Selling Leads, Datasheet
MFG:PLCC-44 Package Cooled:300 D/C:94
VPX3214C, VPX3214C-A1, VPX3216 Datasheet download
Part Number: VPX3214C
MFG: PLCC-44
Package Cooled: 300
D/C: 94
MFG:PLCC-44 Package Cooled:300 D/C:94
VPX3214C, VPX3214C-A1, VPX3216 Datasheet download
MFG: PLCC-44
Package Cooled: 300
D/C: 94
Want to post a buying lead? If you are not a member yet, please select the specific/related part number first and then fill the quantity and your contact details in the "Request for Quotation Form" on the left, and then click "Send RFQ".Your buying lead can then be posted, and the reliable suppliers will quote via our online message system or other channels soon.
TOP
PDF/DataSheet Download
Datasheet: VPX3214C
File Size: 770048 KB
Manufacturer: ETC [ETC]
Download : Click here to Download
PDF/DataSheet Download
Datasheet: VPX3214
File Size: 770048 KB
Manufacturer: ETC [ETC]
Download : Click here to Download
PDF/DataSheet Download
Datasheet: VPX3216B
File Size: 770048 KB
Manufacturer: ETC [ETC]
Download : Click here to Download
The TAP in the VPX is incorporated using the four signal interface. The interface includes TCK, TMS, TDI, and TDO. The optional TRESET signal is not used. This is not needed because the chip has an internal power-onreset which will automatically steer the chip into the TEST-LOGIC-RESET state. The goal of the interface is to provide a means to test the boundary of the chip. There is no support for internal or BIST(built-in self test). The one exception to IEEE 1149.1 is that the TDO output is shared with the ALPHA signal. This was done because of I/O restrictions on the chip (see section 5.3. "Exceptions to IEEE 1149.1" for more information).
Symbol |
Parameters |
Pin No. |
MIn |
Max |
Unit |
TA |
Ambient Operating Temperature |
0 |
65 |
°C | |
TS |
Storage Temperature |
-40 |
125 |
°C | |
TJ |
Junction Temperature |
|
0 |
125 |
°C |
VSUB |
Supply Voltage, all Supply Inputs |
|
-0.3 |
6 |
V |
|
Input Voltage of PIXCLK, TMS, TDI |
|
PVSS 0.5 |
PVDD + 0.5 1) |
V |
|
Input Voltage |
TCK |
PVSS 0.5 |
6 |
V |
|
Input Voltage |
SDA, SCL |
VSS 0.5 |
6 |
V |
|
Signal Swing |
A[7:0], B[7:0], PIXCLK, HREF, VREF, PREF, HF, FE, TDO |
PVSS 0.5 |
PVDD + 0.5 1) |
V |
|
Maximum D | VDD AVDD | |
|
|
0.5 |
V |
|
Maximum D | VSS PVSS | Maximum D | VSS AVSS | Maximum D | PVSS AVSS | |
|
|
0.1 |
V |