QS532806, QS532806AQ, QS532806ASO Selling Leads, Datasheet
MFG:IDT Package Cooled:SOP D/C:1000
![QS532806, QS532806AQ, QS532806ASO Picture](/images/ic.gif)
QS532806, QS532806AQ, QS532806ASO Datasheet download
Part Number: QS532806
MFG: IDT
Package Cooled: SOP
D/C: 1000
MFG:IDT Package Cooled:SOP D/C:1000
QS532806, QS532806AQ, QS532806ASO Datasheet download
MFG: IDT
Package Cooled: SOP
D/C: 1000
Want to post a buying lead? If you are not a member yet, please select the specific/related part number first and then fill the quantity and your contact details in the "Request for Quotation Form" on the left, and then click "Send RFQ".Your buying lead can then be posted, and the reliable suppliers will quote via our online message system or other channels soon.
TOP
PDF/DataSheet Download
Datasheet: QS532806/A
File Size: 98291 KB
Manufacturer: IDT
Download : Click here to Download
PDF/DataSheet Download
Datasheet: QS532806AQ
File Size: 98291 KB
Manufacturer:
Download : Click here to Download
PDF/DataSheet Download
Datasheet: QS532806ASO
File Size: 98291 KB
Manufacturer:
Download : Click here to Download
The QS532806 clock driver/buffer circuit can be used for clock buffering schemes where low skew is a key parameter. The QS532806 offers two banks of five inverting outputs. Designed in IDT's proprietary CMOS process, these devices provide low propagation delay buffering with onchip skew of 0.7ns for same-transition, same-bank signals.
The QS532806 has on-chip series termination resistors for lower noise clock signals. The series resistor versions are recommended for driving unterminated lines with capacitive loading and other noise sensitive clock distribution circuits. These clock buffer products are designed for use in high-performance workstations, embedded and personal computing systems. Several devices can be used in parallel or scattered throughout a system for guaranteed low skew, system-wide clock distribution networks.
Rating |
Symbol |
Max |
unit |
Supply Voltage Range |
V CC1, VCC2 |
0.5 to +4.6
|
V |
Input Voltage Range |
VI (2)
|
0.5 to +5.5 |
V |
Voltage range applied to any output in the high or low state |
VO(2) |
0.5 to VDD + 0.5
|
V |
Input clamp current |
IIK (VI < 0)
|
50 |
mA |
Terminal Voltage with Respect to GND (inputs VIH 2.5, VIL 2.5) |
IOK (VO < 0 or VO > VDD) |
-50
|
mA |
Continuous Output Current |
IRES |
±100 |
mA |
Continuous Current |
VDD or GND |
65 to +150 |
mA |
Junction Temperature |
TSTG |
150 |
°C |
NOTES:
1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Vcc Terminals.
3. All terminals except Vcc.