Want to post a buying lead? If you are not a member yet, please select the specific/related part number first and then fill the quantity and your contact details in the "Request for Quotation Form" on the left, and then click "Send RFQ".Your buying lead can then be posted, and the reliable suppliers will quote via our online message system or other channels soon.
The QL2005 is a 5,000 usable ASIC gate, 8,000 usable PLD gate member of the pASIC 2 family of FPGAs. pASIC 2 FPGAs employ a unique combination of architecture, technology, and software tools to provide high speed, high usable density, low price, and flexibility in the same devices. The flexibility and speed make pASIC 2 devices an efficient and high performance silicon solution for designs described using HDLs such as Verilog and VHDL, as well as schematics.
The QL2005 contains 320 logic cells. With 156 maximum I/Os, the QL2005 is available in 84-PLCC, 144-pin TQFP, and 208-PQFP packages.
Software support for the complete pASIC families, including the QL2005, is available through three basic packages. The turnkey QuickWorks® package provides the most complete FPGA software solution from design entry to logic synthesis (by Synplicity, Inc.), to place and route, to simulation. The QuickToolsTM and QuickChipTM packages provide a solution for designers who use Cadence, Mentor, Synopsys, Viewlogic, Veribest, or other thirdparty tools for design entry, synthesis, or simulation.
QL2005 Maximum Ratings
Supply Voltage ......... -0.5 to 7.0V Input Voltage ..... -0.5 to VCC +0.5V ESD Pad Protection ....... ±2000V DC Input Current ........ ±20 mA Latch-up Immunity ........ ±200 mA Storage Temperature..65 to + 150 Lead Temperature .......... 300
QL2005 Features
· Total of 156 I/O Pins - 148 bidirectional input/output pins, PCI-compliant at 5.0V in -1/-2 speed grades - 4 high-drive input-only pins - 4 high-drive input/distributed network pins · Four Low-Skew (less than 0.5ns) Distributed Networks - Two array networks available to logic cell flip-flop clock, set, and reset - each driven by an input-only pin - Two global clock/control networks available to F1 logic input, and logic cell flip-flop clock, set, reset; input and I/O register clock, reset,enable; and output enable controls - each driven by an input-only pin,or any input or I/O pin, or any logic cell output or I/O cell feedback · High Performance - Input + logic cell + output delays under 6 ns - Datapath speeds exceeding 225 MHz - Counter speeds over 200 MHz