Features: ·Total of 118 I/O Pins - 110 bidirectional input/output pins, PCI-compliant at 5.0V in -1/-2 speed grades -4 high-drive input-only pins - 4 high-drive input/distributed network pins·Four Low-Skew (less than 0.5ns) Distributed Networks - Two array networks available to logic cell flip-flo...
QL2003: Features: ·Total of 118 I/O Pins - 110 bidirectional input/output pins, PCI-compliant at 5.0V in -1/-2 speed grades -4 high-drive input-only pins - 4 high-drive input/distributed network pins·Four L...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Supply Voltage .......... -0.5 to 7.0V
Input Voltage ...... -0.5 to VCC +0.5V
ESD Pad Protection ....... ±2000V
DC Input Current ......... ±20 mA
Latch-up Immunity ....... ±200 mA
Storage Temperature....-65 to + 150
Lead Temperature ..........300
The QL2003 is a 3,000 usable ASIC gate, 5,000 usable PLD gate member of the pASIC 2 family of FPGAs. pASIC 2 FPGAs employ a unique combination of architecture, technology, and software tools to provide high speed, high usable density, low price, and flexibility in the same devices. The flexibility and speed make pASIC 2 devices an efficient and high performance silicon solution for designs described using HDLs such as Verilog and VHDL, as well as schematics.
The QL2003 contains 192 logic cells. With 118 maximum I/Os, the QL2003 is available in 84-PLCC, 100-pin TQFP and 144-pin TQFP packages.
Software support for the complete pASIC families, including the QL2003, is available through three basic packages. The turnkey QuickWorks® package provides the most complete FPGA software solution from design entry to logic synthesis (by Synplicity, Inc.), to place and route, to simulation. The QuickToolsTM and QuickChipTM packages provide a solution for designers who use Cadence, Mentor, Synopsys, Viewlogic, Veribest, or other thirdparty tools for design entry, synthesis, or simulation.