PLS157F, PLS159A, PLS159AF VP17.5V Selling Leads, Datasheet
MFG:PHIL Package Cooled:DIP-20 D/C:97+
PLS157F, PLS159A, PLS159AF VP17.5V Datasheet download
Part Number: PLS157F
MFG: PHIL
Package Cooled: DIP-20
D/C: 97+
MFG:PHIL Package Cooled:DIP-20 D/C:97+
PLS157F, PLS159A, PLS159AF VP17.5V Datasheet download
MFG: PHIL
Package Cooled: DIP-20
D/C: 97+
Want to post a buying lead? If you are not a member yet, please select the specific/related part number first and then fill the quantity and your contact details in the "Request for Quotation Form" on the left, and then click "Send RFQ".Your buying lead can then be posted, and the reliable suppliers will quote via our online message system or other channels soon.
TOP
PDF/DataSheet Download
Datasheet: PLS157F-B
File Size: 565602 KB
Manufacturer:
Download : Click here to Download
PDF/DataSheet Download
Datasheet: PLS159A
File Size: 136030 KB
Manufacturer: PHILIPS [Philips Semiconductors]
Download : Click here to Download
PDF/DataSheet Download
Datasheet: PLS1
File Size: 84159 KB
Manufacturer:
Download : Click here to Download
The PLS159A is a 3-State output, registered logic element combining AND/OR gate arrays with clocked J-K flip-flops. These J-K flip-flops are dynamically convertible to D-type via a "fold-back" inverting buffer and control gate FC. It features 8 registered I/O outputs (F) in conjunction with 4 bidirectional I/O lines (B). These yield variable I/O gate and register configurations via control gates (D, L) ranging from 16 inputs to 12 outputs.
The AND/OR arrays consist of 32 logic AND gates, 13 control AND gates, and 21 OR gates with fusible link connections for programming I/O polarity and direction. All AND gates are linked to 4 inputs (I), bidirectional I/O lines (B), internal flip-flop outputs (Q), and Complement Array output (C). The Complement Array consists of a NOR gate optionally linked to all AND gates for generating and propagating complementary AND terms.
On-chip T/C buffers couple either True (I, B, Q) or Complement (I, B, Q, C) input polarities to all AND gates, whose outputs can be optionally linked to all OR gates. Any of the 32 AND gates can drive bidirectional I/O lines (B), whose output polarity is individually programmable through a set of Ex-OR gates for implementing AND-OR or AND-NOR logic functions. Similarly, any of the 32 AND gates can drive the J-K inputs of all flip-flops. There are 4 AND gates for the Asynchronous Preset/Reset functions.
All flip-flops are positive edge-triggered and can be used as input, output or I/O (for interfacing with a bidirectional data bus) in conjunction with load control gates (L), steering inputs (I), (B), (Q) and programmable output select lines (E).
The PLS159A is field-programmable, enabling the user to quickly generate custom patterns using standard programming equipment.
SYMBOL |
PARAMETER |
RATING |
UNIT | |
MIN. |
MAX. | |||
VCC |
Supply voltage |
+7 |
VDC | |
VIN |
Input voltage |
+5.5 |
VDC | |
VOUT |
Output voltage |
+5.5 |
VDC | |
IIN |
Input currents |
-30 |
+30 |
mA |
IOUT |
Output currents |
+100 |
mA | |
TAMB |
Operating free-air temperature range |
0 |
+75 |
|
TSTG |
Storage temperature range |
-65 |
+150 |