PLS153F/AF, PLS153N/AN, PLS157 Selling Leads, Datasheet
MFG:S/PHI Package Cooled:CDIP20 D/C:--
PLS153F/AF, PLS153N/AN, PLS157 Datasheet download
Part Number: PLS153F/AF
MFG: S/PHI
Package Cooled: CDIP20
D/C: --
MFG:S/PHI Package Cooled:CDIP20 D/C:--
PLS153F/AF, PLS153N/AN, PLS157 Datasheet download
MFG: S/PHI
Package Cooled: CDIP20
D/C: --
Want to post a buying lead? If you are not a member yet, please select the specific/related part number first and then fill the quantity and your contact details in the "Request for Quotation Form" on the left, and then click "Send RFQ".Your buying lead can then be posted, and the reliable suppliers will quote via our online message system or other channels soon.
TOP
PDF/DataSheet Download
Datasheet: PLS1
File Size: 84159 KB
Manufacturer:
Download : Click here to Download
PDF/DataSheet Download
Datasheet: PLS1
File Size: 84159 KB
Manufacturer:
Download : Click here to Download
PDF/DataSheet Download
Datasheet: PLS157A
File Size: 565602 KB
Manufacturer:
Download : Click here to Download
The PLS157 is a 3-state output, registered logic element combining AND/OR gate arrays with clocked J-K flip-flops. These J-K flip-flops are dynamically convertible to D-type via a "fold-back" inverting buffer and control gate Fc. It features 4 registered I/O gate and register configuration via control gates (D.L) raging from 16 inputs to 12 outputs. The AND/OR arrays consist of 32 logic AND gates, 13 control AND gates, and 21 OR gates with fusible link connections for programming I/O lines to 4 inputs(I), Bidirectional I/O line(B), internal flip-flop outputs(Q), and complement array output(C). The complement array consist of a NOR gates optionally linked to all AND gates complementary AND terms. On-chip T/C buffers couple either true(I,B,Q)or complement(I,B,Q,C)input polarities to all AND gates, whose outputs can be optionally linked to all OR gates. Any of the 32 AND gates can dirve bidirectionally I/O lines(B), whose output polarity is individually programmable through a set of Ex-OR gates for implementing AND-OR or AND-NOR logic functions. Similarly,any of the AND gates can drive the J-K inputs to all filp-flops. The asynchronous preset and preset lines(P,R) are driven from the OR matrix.All flip-flops are postitive edge-triggered and can be used as input, otput or I/O(for interfacing with a bidrectional databus) in conjunction with load control gates(L), steering inputs(I),(B),(Q) and programmable output select lines(E). The PLS157 is field programmable, enabling the suer to quickly generate custom patterns using standard programming equipment.
It has many unique features: The first one is 32 AND gates. The second one is 21 OR gates. The thrid one is 6 bidirctional I/O gates. The forth one is 6 bidirectional registers. The fifth one is J-K, T, or D-type flip-flops. The sixth one is compelent array. The seventh one is active-high or low-outputs. The eighth one is positive edge-triggered clock, etc. Otherwise, there are also some applications about it.The first one is random sequential logic. The second one is synchronous up/dwon counters. The third one is shift registers. The forth one is bidirectional data buffers. The fifth one is timing function generators . The sixth one is system controllers/sychronizers. The seventh one is priority encoder/registers.
There are some absolute maximum ratings about it.Supply voltage9Vcc) is +7 Vdc. Input voltage(Vin) is +5.5 Vdc. Output voltage(Vout) is +5.5 Vdc. Input currents(Iin) is -30 mA min and 30 mA max. Output currrents(Iout) is +100 mA max. Operating temperature range(Tamb) is 0 to +75 . Storage temperature range(Tstg) is -65 to +150 . Maximum junction is 150 .Maximum ambient is 75 . Allowable thermal rise ambient junction is 75 .
Well, this is a simple introduction to this type of product, if you want to know more about it, please pay more attention to our web. Thanks for your attention!