PKD01, PKD01AY/883, PKD01AY/883A Selling Leads, Datasheet
MFG:AD Package Cooled:DIP D/C:0725+
PKD01, PKD01AY/883, PKD01AY/883A Datasheet download
Part Number: PKD01
MFG: AD
Package Cooled: DIP
D/C: 0725+
MFG:AD Package Cooled:DIP D/C:0725+
PKD01, PKD01AY/883, PKD01AY/883A Datasheet download
MFG: AD
Package Cooled: DIP
D/C: 0725+
Want to post a buying lead? If you are not a member yet, please select the specific/related part number first and then fill the quantity and your contact details in the "Request for Quotation Form" on the left, and then click "Send RFQ".Your buying lead can then be posted, and the reliable suppliers will quote via our online message system or other channels soon.
TOP
PDF/DataSheet Download
Datasheet: PKD01
File Size: 412601 KB
Manufacturer: AD [Analog Devices]
Download : Click here to Download
PDF/DataSheet Download
Datasheet: PKD01AY/883
File Size: 412664 KB
Manufacturer:
Download : Click here to Download
PDF/DataSheet Download
Datasheet: PKD01
File Size: 412601 KB
Manufacturer: AD [Analog Devices]
Download : Click here to Download
The PKD01 tracks an analog input signal until a maximum amplitude is reached. The maximum value is then retained as a peak voltage on a hold capacitor. Being a monolithic circuit, the PKD01 offers significant performance and package density advantages over hybrid modules and discrete designs without sacrificing system versatility. The matching characteristics attained in a monolithic circuit provide inherent advantages when charge injection and droop rate error reduction are primary goals.
Innovative design techniques maximize the advantages of monolithic technology. Transconductance (gm) amplifiers were chosen over conventional voltage amplifier circuit building blocks. The gm amplifiers simplify internal frequency compensation, minimize acquisition time and maximize circuit accuracy. Their outputs are easily switched by low glitch current steering circuits. The steered outputs are clamped to reduce charge injection errors upon entering the hold mode or exiting the reset mode. The inherently low zero-scale error is further reduced by active Zener-Zap trimming to optimize overall accuracy.
The output buffer amplifier features an FET input stage to reduce droop rate error during lengthy peak hold periods. A bias current cancellation circuit minimizes droop error at high ambient temperatures.
Through the DET control pin, new peaks may either be detected or ignored. Detected peaks are presented as positive output levels. Positive or negative peaks may be detected without additional active circuits, since Amplifier A can operate as an inverting or noninverting gain stage.
An uncommitted comparator provides many application options.
Status indication and logic shaping/shifting are typical examples.