MT4LC4M4E8TG-5 S, MT4LC4M4E8TG-6 S, MT4LC4M4E9 Selling Leads, Datasheet
MFG:11000 Package Cooled:MICRON
MT4LC4M4E8TG-5 S, MT4LC4M4E8TG-6 S, MT4LC4M4E9 Datasheet download
Part Number: MT4LC4M4E8TG-5 S
MFG: 11000
Package Cooled: MICRON
D/C:
MFG:11000 Package Cooled:MICRON
MT4LC4M4E8TG-5 S, MT4LC4M4E8TG-6 S, MT4LC4M4E9 Datasheet download
MFG: 11000
Package Cooled: MICRON
D/C:
Want to post a buying lead? If you are not a member yet, please select the specific/related part number first and then fill the quantity and your contact details in the "Request for Quotation Form" on the left, and then click "Send RFQ".Your buying lead can then be posted, and the reliable suppliers will quote via our online message system or other channels soon.
TOP
PDF/DataSheet Download
Datasheet: MT400
File Size: 75700 KB
Manufacturer: MICROSEMI [Microsemi Corporation]
Download : Click here to Download
PDF/DataSheet Download
Datasheet: MT400
File Size: 75700 KB
Manufacturer: MICROSEMI [Microsemi Corporation]
Download : Click here to Download
PDF/DataSheet Download
Datasheet: MT4LC4M4E9
File Size: 298129 KB
Manufacturer: MICRON [Micron Technology]
Download : Click here to Download
The 4 Meg x 4 DRAM is a randomly accessed, solid-state memory containing 16,777,216 bits organized in a x4 configuration. RAS# is used to latch the row address (first 11 bits for 2K and first 12 bits for 4K). Once the page has been opened by RAS#, CAS# is used to latch the column address (the latter 11 bits for 2K and the latter 10 bits for 4K, address pins A10 and A11 are "don't care"). READ and WRITE cycles are selected with the WE# input.
A logic HIGH on WE# dictates READ mode, while a logic LOW on WE# dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of WE# or CAS#, whichever occurs last. An EARLY WRITE occurs when WE# is taken LOW prior to CAS# falling. A LATE WRITE or READ-MODIFY-WRITE occurs when WE# falls after CAS# is taken LOW. During EARLY WRITE cycles, the data outputs (Q) will remain High-Z regardless of the state of OE#. During LATE WRITE or READ-MODIFYWRITE cycles, OE# must be taken HIGH to disable the data outputs prior to applying input data. If a LATE WRITE or READ-MODIFY-WRITE is attempted while keeping OE# LOW, no write will occur, and the data outputs will drive read data from the accessed location.
The four data inputs and the four data outputs are routed through four pins using common I/O, and pin direction is controlled by WE# and OE#.