MT46V64M8TG-8, MT46V64M8TG-8L, MT46V8M16 Selling Leads, Datasheet
MFG:MICRON Package Cooled:TSOP66 D/C:N/A
MT46V64M8TG-8, MT46V64M8TG-8L, MT46V8M16 Datasheet download
Part Number: MT46V64M8TG-8
MFG: MICRON
Package Cooled: TSOP66
D/C: N/A
MFG:MICRON Package Cooled:TSOP66 D/C:N/A
MT46V64M8TG-8, MT46V64M8TG-8L, MT46V8M16 Datasheet download
MFG: MICRON
Package Cooled: TSOP66
D/C: N/A
Want to post a buying lead? If you are not a member yet, please select the specific/related part number first and then fill the quantity and your contact details in the "Request for Quotation Form" on the left, and then click "Send RFQ".Your buying lead can then be posted, and the reliable suppliers will quote via our online message system or other channels soon.
TOP
PDF/DataSheet Download
Datasheet: MT46V64M8TG-8
File Size: 2617333 KB
Manufacturer: MICRON [Micron Technology]
Download : Click here to Download
PDF/DataSheet Download
Datasheet: MT46V64M8TG-8L
File Size: 2617333 KB
Manufacturer: MICRON [Micron Technology]
Download : Click here to Download
PDF/DataSheet Download
Datasheet: MT46V8M16
File Size: 138146 KB
Manufacturer: MICRON [Micron Technology]
Download : Click here to Download
The DDR333 SDRAM is a high-speed CMOS, dynamic random-access memory that operates at a frequency of 167 MHz (tCK=6ns) with a peak data transfer rate of 333Mb/s/p. DDR333 continues to use the JEDEC standard SSTL_2 interface and the 2n-prefetch architecture.
The standard DDR200/DDR266 data sheets also pertain to the DDR333 device and should be referenced for a complete description of DDR SDRAM functionality and operating modes. However, to meet the faster DDR333 operating frequencies, some of the AC timing parameters are slightly tighter. This addendum data sheet will concentrate on the key differences required to support the enhanced speeds.
In addition to the standard 66-pin TSOP package,a 60-ball FBGA package is utilized for DDR333. This JEDEC-defined package promotes better package parasitic parameters and a smaller footprint.
• 167 MHz Clock, 333 Mb/s/p data rate
• VDD = +2.5V ±0.2V, VDDQ = +2.5V ±0.2V
• Bidirectional data strobe (DQS) transmitted/received with data, i.e., source-synchronous data capture (x16 has two - one per byte)
• Internal, pipelined double-data-rate (DDR)architecture; two data accesses per clock cycle
• Differential clock inputs (CK and CK#)
• Commands entered on each positive CK edge
• DQS edge-aligned with data for READs; centeraligned with data for WRITEs
• DLL to align DQ and DQS transitions with CK
• Four internal banks for concurrent operation
• Data mask (DM) for masking write data (x16 has two - one per byte)
• Programmable burst lengths: 2, 4, or 8
• Concurrent Auto Precharge option supported
• Auto Refresh and Self Refresh Modes
• FBGA package available
• 2.5V I/O (SSTL_2 compatible)
• tRAS lockout (tRAP = tRCD)
• Backwards compatible with DDR200 and DDR266