Want to post a buying lead? If you are not a member yet, please select the specific/related part number first and then fill the quantity and your contact details in the "Request for Quotation Form" on the left, and then click "Send RFQ".Your buying lead can then be posted, and the reliable suppliers will quote via our online message system or other channels soon.
The M5M4V16169DTP/RT is a 16M-bit Cached DRAM which integrates input registers, a 1,048,576-word by 16-bit dynamic memory array and a 1024- word by 16-bit static RAM array as a Cache memory (block size 8x16) onto a single monolithic circuit. The block data transfer between the DRAM and the data transfer buffers (RB1/RB2/WB1/WB2) is performed in one instruction cycle, a fundamental advantage over a conventional DRAM/SRAM cache.
The RAM is fabricated with a high performance CMOS process, and is ideal for large-capacity memory systems where high speed, low power dissipation, and low cost are essential. The use of quadruple-layer polysilicon process combined with silicide and double layer aluminum wiring technology, a single-transistor dynamic storage stacked capacitor cell, and a six-transistor static storage cache cell provide high circuit density at reduced costs.
M5M4V16169DTP-15 Maximum Ratings
Symbol
Parameter
Conditions
Ratings
Unit
Vcc
Supply Voltage
With respect to Vss
-0.5 ~ 4.6
V
VI
Input Voltage
-0.5 ~ 4.6
V
VO
Output Voltage
-0.5 ~ 4.6
V
IO
Output Current
50
mA
Pd
Power Dissipation
1000
mW
Topr
Operating Temperature
0 ~ 70
°C
Tstg
Storage Temperature
-65 ~ 150
°C
M5M4V16169DTP-15 Features
# 70-pin,400-mil TSOP (type II ) with 0.65mm lead pitch and 23.49mm package length. # Multiplexed DRAM address inputs for reduced pin count and higher system densities. # Selectable output operation (transparent / latched / registered) using set command register cycle. # Single 3.3V +/- 0.3V Power Supply. (3.3V +/- 0.15V for -7 part) # 2048 refresh cycles every 64ms (Ad0->Ad10). # Programmable burst length (1,2,4,8) and burst sequence (sequential,interleave) with no latency. # Synchronous design for precise control with an external clock (K). # Output retention by advanced mask clock (CMs#). # All inputs/outputs low capacitance and LVTTL compatible. # Separate DRAM and SRAM address inputs for fast SRAM access. # Page Mode capability. # Auto Refresh capability. # Self Refresh capability.