HD49340NP, HD49340NPEB-E, HD49343 Selling Leads, Datasheet
MFG:HITCHIA Package Cooled:N/A D/C:00+
HD49340NP, HD49340NPEB-E, HD49343 Datasheet download
Part Number: HD49340NP
MFG: HITCHIA
Package Cooled: N/A
D/C: 00+
MFG:HITCHIA Package Cooled:N/A D/C:00+
HD49340NP, HD49340NPEB-E, HD49343 Datasheet download
MFG: HITCHIA
Package Cooled: N/A
D/C: 00+
Want to post a buying lead? If you are not a member yet, please select the specific/related part number first and then fill the quantity and your contact details in the "Request for Quotation Form" on the left, and then click "Send RFQ".Your buying lead can then be posted, and the reliable suppliers will quote via our online message system or other channels soon.
TOP
PDF/DataSheet Download
Datasheet: HD404019RFS
File Size: 218799 KB
Manufacturer:
Download : Click here to Download
PDF/DataSheet Download
Datasheet: HD404019RFS
File Size: 218799 KB
Manufacturer:
Download : Click here to Download
PDF/DataSheet Download
Datasheet: HD404019RFS
File Size: 218799 KB
Manufacturer:
Download : Click here to Download
The HD49340NP/HNP is a CMOS IC that provides CDS-PGA analog processing (CDS/PGA) suitable for CCD camera digital signal processing systems together with a 10-bit A/D converter in a single chip.
Item | Symbol | Ratings | Units |
Power supply voltage | VDD(max) | 4.1 | V |
Analog input voltage | VIN(max) | -0.3 to AVDD+0.3 | V |
Digital input voltage | VI(max) | -0.3 to DVDD+0.3 | V |
Operating temperature | Topr | 20 to +85 | |
Power dissipation | Pt(max) | 400 | mW |
Power supply voltage range (HD49340HNP) Power supply voltage range (HD49340NP) |
Vopr |
2.85 to 3.45 2.70 to 3.45 |
V |
Storage temperature | Tstg | -55~+125 |
• Suppresses low-frequency noise output from CCD by the S/H type correlated double sampling.
• The S/H response frequency characteristics for the reference level can be adjusted using values of external parts and
registers.
• High sensitivity is achieved due to the high S/N ratio and a wide coverage provided by a PG amplifier.
• Feedback is used to compensate and reduce the DC offsets including the output DC offset due to PGA gain change
and the CCD offset in the CDS (correlated double sampling) amplifier input.
• PGA, standby mode, etc., is achieved via a serial interface.
• High precision is provided by a 10-bit-resolution A/D converter.