H80006.18, H8001, H8003701 Selling Leads, Datasheet
MFG:5000 Package Cooled:SOP8 D/C:06+
![H80006.18, H8001, H8003701 Picture](/images/ic.gif)
H80006.18, H8001, H8003701 Datasheet download
Part Number: H80006.18
MFG: 5000
Package Cooled: SOP8
D/C: 06+
MFG:5000 Package Cooled:SOP8 D/C:06+
H80006.18, H8001, H8003701 Datasheet download
MFG: 5000
Package Cooled: SOP8
D/C: 06+
Want to post a buying lead? If you are not a member yet, please select the specific/related part number first and then fill the quantity and your contact details in the "Request for Quotation Form" on the left, and then click "Send RFQ".Your buying lead can then be posted, and the reliable suppliers will quote via our online message system or other channels soon.
TOP
PDF/DataSheet Download
Datasheet: H8050
File Size: 122448 KB
Manufacturer: ETC [ETC]
Download : Click here to Download
PDF/DataSheet Download
Datasheet: H8050
File Size: 122448 KB
Manufacturer: ETC [ETC]
Download : Click here to Download
PDF/DataSheet Download
Datasheet: H8050
File Size: 122448 KB
Manufacturer: ETC [ETC]
Download : Click here to Download
Item | Symbol | Value | Unit |
Power supply voltage | VCC | 0.3 to +7.0 | V |
Input voltage (except port 7) | VIN | 0.3 to VCC +0.3 | V |
Input voltage (port 7) | VIN | 0.3 to AVCC +0.3 | V |
Analog power supply voltage | AVCC | 0.3 to +7.0 | V |
Analog input voltage | VAN | 0.3 to AVCC +0.3 | V |
Operating temperature | Topr | Regular specifications: 20 to +75 | |
Wide-range specifications: 40 to +85 | |||
Storage temperature | Tstg | 55 to +125 |
• Upward compatibility with H8/300 CPU Can execute H8/300 series object programs without alteration
• General-register architecture Sixteen 16-bit general registers (also usable as sixteen 8-bit registers or eight 32-bit registers)
• Sixty-two basic instructions
- 8/16/32-bit arithmetic and logic instructions
- Multiply and divide instructions
- Powerful bit-manipulation instructions
• Eight addressing modes
- Register direct [Rn]
- Register indirect [@ERn]
- Register indirect with displacement [@(d:16, ERn) or @(d:24, ERn)]
- Register indirect with post-increment or pre-decrement [@ERn+ or @ERn]
- Absolute address [@aa:8, @aa:16, or @aa:24]
- Immediate [#xx:8, #xx:16, or #xx:32]
- Program-counter relative [@(d:8, PC) or @(d:16, PC)]
- Memory indirect [@@aa:8]
• 16-Mbyte linear address space
• High-speed operation
- All frequently-used instructions execute in two to four states
- Maximum clock frequency: 16 MHz
- 8/16/32-bit register-register add/subtract: 125 ns
- 8 *8-bit register-register multiply: 875 ns
- 16 ÷ 8-bit register-register divide: 875 ns
- 16 * 16-bit register-register multiply: 1.375 s
- 32 ÷ 16-bit register-register divide: 1.375 s
• Two CPU operating modes
- Normal mode (not available in H8/3001)
- Advanced mode
• Low-power mode Transition to power-down state by SLEEP instruction