Want to post a buying lead? If you are not a member yet, please select the specific/related part number first and then fill the quantity and your contact details in the "Request for Quotation Form" on the left, and then click "Send RFQ".Your buying lead can then be posted, and the reliable suppliers will quote via our online message system or other channels soon.
The DS90CF563 transmitter converts 21 bits of CMOS/TTL data into three LVDS (Low Voltage Differential Signaling) data streams. A phase-locked transmit clock is transmitted in parallel with the data streams over a fourth LVDS link. Every cycle of the transmit clock 21 bits of input data are sampled and transmitted. The DS90CF564 receiver converts the LVDS data streams back into 21 bits of CMOS/TTL data. At a transmit clock frequency of 65 MHz, 18 bits of RGB data and 3 bits of LCD timing and control data (FPLINE, FPFRAME, DRDY) are transmitted at a rate of 455 Mbps per LVDS data channel. Using a 65 MHz clock, the data throughput is 171 Mbytes per second. These devices are offered with falling edge data strobes for convenient interface with a variety of graphics and LCD panel controllers.
This chipset is an ideal means to solve EMI and cable size problems associated with wide, high speed TTL interfaces.
DS90CF564 Maximum Ratings
Supply Voltage (VCC) −0.3V to +6V CMOS/TTL Input Voltage −0.3V to (VCC + 0.3V) CMOS/TTL Output Voltage −0.3V to (VCC + 0.3V) LVDS Receiver Input Voltage −0.3V to (VCC + 0.3V) LVDS Driver Output Voltage −0.3V to (VCC + 0.3V) LVDS Output Short Circuit Duration Continuous Junction Temperature +150°C Storage Temperature −65°C to +150°C Lead Temperature (Soldering, 4 sec) +260°C Maximum Package Power Dissipation @ +25°C MTD48 (TSSOP) Package: DS90CF563 1.98W DS90CF564 1.89W Package Derating: DS90CF563 16 mW/°C above +25°C DS90CF564 15 mW/°C above +25°C
DS90CF564 Features
·20 to 65 MHz shift clk support ·Up to 171 Mbytes/s bandwidth ·Cable size is reduced to save cost ·290 mV swing LVDS devices for low EMI ·Low power CMOS design (< 550 mW typ) ·Power-down mode saves power (< 0.25 mW) ·PLL requires no external components ·Low profile 48-lead TSSOP package ·Falling edge data strobe ·Compatible with TIA/EIA-644 LVDS standard ·Single pixel per clock XGA (1024 x 768) ·Supports VGA, SVGA, XGA and higher ·1.3 Gbps throughput