ALVTH16245, ALVTH16373, ALVTH16374 Selling Leads, Datasheet
MFG:TI Package Cooled:TSSOP D/C:06+
ALVTH16245, ALVTH16373, ALVTH16374 Datasheet download
Part Number: ALVTH16245
MFG: TI
Package Cooled: TSSOP
D/C: 06+
MFG:TI Package Cooled:TSSOP D/C:06+
ALVTH16245, ALVTH16373, ALVTH16374 Datasheet download
MFG: TI
Package Cooled: TSSOP
D/C: 06+
Want to post a buying lead? If you are not a member yet, please select the specific/related part number first and then fill the quantity and your contact details in the "Request for Quotation Form" on the left, and then click "Send RFQ".Your buying lead can then be posted, and the reliable suppliers will quote via our online message system or other channels soon.
TOP
PDF/DataSheet Download
Datasheet: ALV0020G
File Size: 266768 KB
Manufacturer:
Download : Click here to Download
PDF/DataSheet Download
Datasheet: ALV0020G
File Size: 266768 KB
Manufacturer:
Download : Click here to Download
PDF/DataSheet Download
Datasheet: ALV0020G
File Size: 266768 KB
Manufacturer:
Download : Click here to Download
The 'ALVTH16245 devices are 16-bit (dual-octal) noninverting 3-state transceivers designed for 2.5-V or 3.3-V VCC operation, but with the capability to provide a TTL interface to a 5-V system environment.
These devices can be used as two 8-bit transceivers or one 16-bit transceiver. They allow data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (OE) input can be used to disable the device so that the buses are effectively isolated.
These devices are fully specified for hot-insertion applications using Ioff and power-up 3-state. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.
Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.
When VCC is between 0 and 1.2 V, the devices are in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.2 V, OE should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
Supply voltage range, VCC | 0.5 V to 4.6 V |
Input voltage range, VI (see Note 1) | 0.5 V to 7 V |
Voltage range applied to any output in the high or power-off state, VO (see Note 1) | 0.5 V to 7 V |
Output current in the low state, IO: SN54ALVTH16245 SN74ALVTH16245 |
96 mA 128 mA |
Output current in the high state, IO: SN54ALVTH16245 SN74ALVTH16245 |
48 mA 64 mA |
Input clamp current, IIK (VI < 0) | 50 mA |
Output clamp current, IOK (VO < 0) | 50 mA |
Package thermal impedance, JA (see Note 2): DGG package DGV package DL package GQL package |
70/W 58/W 63/W 42/W |
Storage temperature range, Tstg | −65 to 150 |
`State-of-the-Art Advanced BiCMOS Technology (ABT) Widebus Design for 2.5-V and 3.3-V Operation and Low Static-Power Dissipation
`Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 2.3-V to 3.6-V VCC)
`Typical VOLP (Output Ground Bounce) <0.8 V at VCC = 3.3 V, TA = 25°C
`High Drive (32/64 mA at 3.3-V VCC)
`Ioff and Power-Up 3-State Support Hot Insertion
`Use Bus Hold on Data Inputs in Place of External Pullup/Pulldown Resistors to Prevent the Bus From Floating
`Flow-Through Architecture Facilitates Printed Circuit Board Layout
`Distributed VCC and GND Pins Minimize High-Speed Switching Noise
`Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II