A1-2405-5, A1240A, A1240A-1 Selling Leads, Datasheet
MFG:HSRRIA Package Cooled:DIP D/C:08+/09+
A1-2405-5, A1240A, A1240A-1 Datasheet download
Part Number: A1-2405-5
MFG: HSRRIA
Package Cooled: DIP
D/C: 08+/09+
MFG:HSRRIA Package Cooled:DIP D/C:08+/09+
A1-2405-5, A1240A, A1240A-1 Datasheet download
MFG: HSRRIA
Package Cooled: DIP
D/C: 08+/09+
Want to post a buying lead? If you are not a member yet, please select the specific/related part number first and then fill the quantity and your contact details in the "Request for Quotation Form" on the left, and then click "Send RFQ".Your buying lead can then be posted, and the reliable suppliers will quote via our online message system or other channels soon.
TOP
PDF/DataSheet Download
Datasheet: A1-06PA-2.54DS
File Size: 281250 KB
Manufacturer: HIROSE [Hirose Electric]
Download : Click here to Download
PDF/DataSheet Download
Datasheet: A1240A-PG132
File Size: 2392674 KB
Manufacturer:
Download : Click here to Download
PDF/DataSheet Download
Datasheet: A1201
File Size: 466774 KB
Manufacturer: ALLEGRO [Allegro MicroSystems]
Download : Click here to Download
The ACT™ 2 family represents Actel's second generation of field programmable gate arrays (FPGAs). The ACT 2 family presents a two-module architecture, consisting of C-modules and S- odules. These modules are optimized for both combinatorial and sequential designs. Based on Actel's patented channeled array architecture, the ACT 2 family provides significant enhancements to gate density and performance while maintaining downward compatibility with the ACT 1 design environment and upward compatibility with the ACT 3 design environment. The devices are implemented in silicon gate, 1.0-m, two-level metal CMOS, and employ Actel's PLICE® antifuse technology. This revolutionary architecture offers gate array design flexibility, high performance, and fast time-to-production with user programming. The ACT 2 family is supported by the Designer and Designer Advantage Systems, which offers automatic pin assignment, validation of electrical and design rules, automatic placement and routing, timing analysis, user programming, and diagnostic probe capabilities. The systems are supported on the following platforms: 386/486™ PC, Sun™, and HP™ workstations. The systems provide CAE interfaces to the following design environments: Cadence, Viewlogic®, Mentor Graphics®, and OrCAD™.
Symbol | Parameter | Limits | Units |
VCC | DC Supply Voltage | 0.5 to +7.0 | V |
VI | Input Voltage | 0.5 to VCC +0.5 | V |
VO | Output Voltage | 0.5 to VCC +0.5 | V |
IIO | I/O Source/Sink Current2 | ±20 | mA |
TSTG | Storage Temperature | 65 to +150 |
Notes:
1. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Device should not be operated outside the Recommended Operating Conditions.
2. Device inputs are normally high impedance and draw extremely low current. However, when input voltage is greater than VCC + 0.5 V or less than GND 0.5 V, the internal protection diode will be forward biased and can draw excessive
current.