87001A, 87003, 87004AGLF Selling Leads, Datasheet
MFG:1772 Package Cooled:FUJ D/C:SOP
![87001A, 87003, 87004AGLF Picture](/images/ic.gif)
87001A, 87003, 87004AGLF Datasheet download
Part Number: 87001A
MFG: 1772
Package Cooled: FUJ
D/C: SOP
MFG:1772 Package Cooled:FUJ D/C:SOP
87001A, 87003, 87004AGLF Datasheet download
MFG: 1772
Package Cooled: FUJ
D/C: SOP
Want to post a buying lead? If you are not a member yet, please select the specific/related part number first and then fill the quantity and your contact details in the "Request for Quotation Form" on the left, and then click "Send RFQ".Your buying lead can then be posted, and the reliable suppliers will quote via our online message system or other channels soon.
TOP
PDF/DataSheet Download
Datasheet: 870
File Size: 77124 KB
Manufacturer: LITTELFUSE [Littelfuse]
Download : Click here to Download
PDF/DataSheet Download
Datasheet: 870
File Size: 77124 KB
Manufacturer: LITTELFUSE [Littelfuse]
Download : Click here to Download
PDF/DataSheet Download
Datasheet: 870
File Size: 77124 KB
Manufacturer: LITTELFUSE [Littelfuse]
Download : Click here to Download
Description
The ICS87004 is a highly versatile 1:4 Differential-to-LVCMOS/LVTTL Clock Generator and a member of the HiPerClockS? family of High Performance Clock Solutions from ICS. The ICS87004 has two selectable clock inputs. The CLK0, nCLK0 and CLK1, nCLK1 pairs can accept most standard differential input levels. Internal bias on the nCLK0 and nCLK1 inputs allows the CLK0 and CLK1 inputs to accept LVCMOS/LVTTL. The ICS87004 has a fully integrated PLL and can be configured as zero delay buffer, multiplier or divider and has an input and output frequency range of 15.625MHz to 250MHz. The reference divider, feedback divider and output divider are each programmable, thereby allowing for the following output-to-input frequency ratios: 8:1, 4:1, 2:1, 1:1, 1:2, 1:4, 1:8. The external feedback allows the device to achieve "zero delay" between the input clock and the output clocks. The PLL_SEL pin can be used to bypass the PLL for system test and debug purposes. In bypass mode, the reference clock is routed around the PLL and into the internal output dividers.