5V9351PFGI, 5V9351PFGI8, 5V9885CPFGI Selling Leads, Datasheet
MFG:IDT D/C:07+
5V9351PFGI, 5V9351PFGI8, 5V9885CPFGI Datasheet download
Part Number: 5V9351PFGI
MFG: IDT
Package Cooled:
D/C: 07+
MFG:IDT D/C:07+
5V9351PFGI, 5V9351PFGI8, 5V9885CPFGI Datasheet download
MFG: IDT
Package Cooled:
D/C: 07+
Want to post a buying lead? If you are not a member yet, please select the specific/related part number first and then fill the quantity and your contact details in the "Request for Quotation Form" on the left, and then click "Send RFQ".Your buying lead can then be posted, and the reliable suppliers will quote via our online message system or other channels soon.
TOP
PDF/DataSheet Download
Datasheet:
File Size: KB
Manufacturer:
Download : Click here to Download
PDF/DataSheet Download
Datasheet:
File Size: KB
Manufacturer:
Download : Click here to Download
PDF/DataSheet Download
Datasheet:
File Size: KB
Manufacturer:
Download : Click here to Download
The IDT5V9885C can be programmed through the use of the I2C or JTAG interfaces. The programming interface enables the device to be programmed when it is in normal operation or what is commonly known as in-system programmable. An internal EEPROM allows the user to save and restore the configuration of the device without having to reprogram it on power-up. JTAG boundary scan is also implemented.
Each of the three PLLs has an 8-bit pre-scaler and a 12-bit feedback divider. This allows the user to generate three unique non-integer-related frequencies. The PLL loop bandwidth is programmable to allow the user to tailor the PLL response to the application. For instance, the user can tune the PLL parameters to minimize jitter generation or to maximize jitter attenuation. Spread spectrum generation and fractional divides are allowed on two of the PLLs.
There are 10-bit post dividers on five of the six output banks. Two of the six output banks are configurable to be LVTTL, LVPECL, or LVDS. The other four output banks are LVTTL. The outputs are connected to the PLLs via the switch matrix. The switch matrix allows the user to route the PLL outputs to any output bank. This feature can be used to simplify and optimize the board layout. In addition, each output's slew rate and enable/disable function can be programmed.