Features: • IN-SYSTEM PROGRAMMABLE (ISP™) ANALOG- Two Instrument Amplifier Gain/Attenuation Stages- Signal Summation (Up to 3 Inputs)- Precision Active Filtering (10kHz to 100kHz)- 8-Bit DAC and Fast Dual Comparator- Non-Volatile E2CMOS® Cells (10,000 Cycles)- IEEE 1149.1 JTAG Seri...
ispPAC 20: Features: • IN-SYSTEM PROGRAMMABLE (ISP™) ANALOG- Two Instrument Amplifier Gain/Attenuation Stages- Signal Summation (Up to 3 Inputs)- Precision Active Filtering (10kHz to 100kHz)- 8-Bit...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Supply Voltage VS ...................................................-0.5 to +7V
Logic and Analog Input Voltage Applied ....................... 0 to VS
Logic and Analog Output Short Circuit Duration ........ Indefinite
Lead Temperature (Soldering, 10 sec.) ......................... 260°C
Ambient Temperature with Power Applied .......... -55 to 125°C
Storage Temperature ......................................... -65 to 150°C
Note: Stresses above those listed may cause permanent damage to the device. These are stress only ratings and functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied.
The ispPAC20 is a member of the Lattice family of In- System Programmable analog circuits, digitally configured via nonvolatile E2CMOS technology.
Analog building blocks, called PACblocks, replace traditional analog components such as opamps and active filters, eliminating the need for most external resistors and capacitors. Also included are an 8-bit DAC and dual comparators. With no requirement for external configuration components, ispPAC20 expedites the design process, simplifying prototype circuit implementation and change, while providing high-performance integrated functionality.
Designers configure the ispPAC20 and verify its performance using PAC-Designer™, an easy to use, Microsoft Windows® compatible program. Device programming is supported using PC parallel port I/O operations.
The ispPAC20 is configured through its IEEE Standard 1149.1 (JTAG) compliant serial port. The flexible In-System Programming capability enables programming, verification and reconfiguration if desired, directly on the printed circuit board.