Features: · 4x512Kx72 Synchronous, Synchronous Burst· Pipeline Architecture; Single Cycle Deselect· Linear and Sequential Burst Support via MODE pin· Clock Controlled Registered Module Enable (EM)· Clock Controlled Registered Bank Enables (E1, E2, E3, E4)· Clock Controlled Byte Write Mode Enable (...
WED2DG472512V-D2: Features: · 4x512Kx72 Synchronous, Synchronous Burst· Pipeline Architecture; Single Cycle Deselect· Linear and Sequential Burst Support via MODE pin· Clock Controlled Registered Module Enable (EM)· ...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Features: · 4x512Kx72 Synchronous, Synchronous Burst· Flow-Through Architecture· Linear and Sequen...
Features: · Fast clock speed: 200, 166, 150 & 133MHz· Fast access times: 2.5ns, 3.5ns, 3.8ns &...
Features: · Fast clock speed: 200, 166, 150 & 133MHz· Fast access times: 2.5ns, 3.5ns, 3.8ns &...
The WED2DG472512V-D2 is a Synchronous/Synchronous Burst SRAM, 84 position Dual Key; Double High DIMM (168 contacts) Module, organized as 4x512Kx72. The WED2DG472512V-D2 contains sixteeen (16) Synchronous Burst RAM devices, packaged in the industry standard JEDEC 14mmx20mm TQFP placed on a Multilayer FR4 Substrate. The Module Architecture is defined as a Sync/SyncBurst, Pipeline, with support for either linear or sequential burst. This Module provides high performance, 3-1-1-1 accesses when used in Burst Mode, and when used in
Synchronous Only Mode, provides a high performance, data access every second cycle.
Synchronous Only operations of WED2DG472512V-D2 are performed via strapping ADSC Low, and ADSP/ADV High, which provides for Ultra Fast Accesses in Read Mode while providing for internally self-timed Early Writes.
Synchronous/Synchronous Burst operations are in relation to an externally supplied clock, Registered Address, Registered Global Write, Registered Enables as well as an Asynchronous Output Enable. This Module has been defined with full flexibility, which allows individual control of each of the eight bytes, as well as Quad Words in both Read and Write Operations.