Features: • DDR200, DDR266 and DDR333 -JEDEC design specifi cations• Double-data-rate architecture• Bi-directional data strobes (DQS)• Differential clock inputs (CK & CK#)• Programmable Read Latency 2,2.5 (clock)• Programmable Burst Length (2,4,8)• Pro...
W3EG6466S: Features: • DDR200, DDR266 and DDR333 -JEDEC design specifi cations• Double-data-rate architecture• Bi-directional data strobes (DQS)• Differential clock inputs (CK & CK#...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Features: • Double-data-rate architecture• DDR200, DDR266, DDR333 and DDR400• JE...
Features: • Double-data-rate architecture• DDR200, DDR266, DDR333 and DDR400• JE...
Features: • Double-data-rate architecture• DDR200, DDR266, DDR333 and DDR400• JE...
Parameter | Symbol | Value | Units |
Voltage on any pin relative to VSS | VIN, VOUT | -0.5 to 3.6 | V |
Voltage on VCC supply relative to VSS | VCC, VCCQ | -1.0 to 3.6 | V |
Storage Temperature | TSTG | -55 to +150 | |
Power Dissipation | PD | 16 | W |
Short Circuit Current | IOS | 50 | mA |
The W3EG6466S is a 2x32Mx64 Double Data Rate SDRAM memory module based on 512Mb DDR SDRAM components. The module consists of sixteen 32Mx8 components as eight 64Mx8 stacked DDR SDRAMs in 66 pin TSOP packages mounted on a 200 pin FR4 substrate.
Synchronous design allows precise cycle control with the use of system clock. Data I/O transactions are possible on both edges and Burst Lengths allow the same device to be useful for a variety of high bandwidth, high performance memory system applications.