Features: · Double-data-rate architecture· DDR200 and DDR266 • JEDEC design specifi cation· Bi-directional data strobes (DQS)· Differential clock inputs (CK & CK#)· Programmable Read Latency 2,2.5 (clock)· Programmable Burst Length (2,4,8)· Programmable Burst type (sequential & inter...
W3EG6464S-JD3-D3: Features: · Double-data-rate architecture· DDR200 and DDR266 • JEDEC design specifi cation· Bi-directional data strobes (DQS)· Differential clock inputs (CK & CK#)· Programmable Read Laten...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Features: • Double-data-rate architecture• DDR200, DDR266, DDR333 and DDR400• JE...
Features: • Double-data-rate architecture• DDR200, DDR266, DDR333 and DDR400• JE...
Features: • Double-data-rate architecture• DDR200, DDR266, DDR333 and DDR400• JE...
Parameter | Symbol | Value | Units |
Voltage on any pin relative to VSS | VIN, VOUT | -0.5 to 3.6 | V |
Voltage on VCC supply relative to VSS | VCC,VDDQ | -1.0 to 34.6 | V |
Storage Temperature | TSTG | -55 to +150 | |
Power Dissipation | PD | 8 | W |
Short Circuit Current | IOS | 50 | mA |
The W3EG6464S is a 64Mx64 Double Data Rate SDRAM memory module based on 512Mb DDR SDRAM components. The module consists of eight 64Mx8 DDR SDRAMs in 66 pin TSOP packages mounted on a 184 pin FR4 substrate.
Synchronous design allows precise cycle control with the use of system clock. Data I/O transactions are possible on both edges and Burst Lengths allow the same device to be useful for a variety of high bandwidth, high performance memory system applications.