Features: · Double-data-rate architecture·DDR200, DDR266 and DDR333; • JEDEC design specifi cations·Bi-directional data strobes (DQS)·Differential clock inputs (CK & CK#)·Programmable Read Latency 2,2.5 (clock)·Programmable Burst Length (2,4,8)·Programmable Burst type (sequential &...
W3EG64255S-JD3: Features: · Double-data-rate architecture·DDR200, DDR266 and DDR333; • JEDEC design specifi cations·Bi-directional data strobes (DQS)·Differential clock inputs (CK & CK#)·Programmabl...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Features: • Double-data-rate architecture• DDR200, DDR266, DDR333 and DDR400• JE...
Features: • Double-data-rate architecture• DDR200, DDR266, DDR333 and DDR400• JE...
Features: • Double-data-rate architecture• DDR200, DDR266, DDR333 and DDR400• JE...
Parameter |
Symbol |
Value |
Units |
Voltage on any pin relative to VSS |
VIN, VOUT |
-0.5 - 3.6 |
V |
Voltage on VCC supply relative to VSS |
VCC, VCCQ |
-1.0 - 3.6 |
V |
Storage Temperature |
TSTG |
-55 - +150 |
|
Power Dissipation |
PD |
27 |
W |
Short Circuit Current |
I0S |
50 |
mA |
The W3EG64255S-JD3 is a 2x128Mx64 Double Data Rate SDRAM memory module based on 512Mb DDR SDRAM component. The W3EG64255S-JD3 consists of sixteen 256Mx4 stacks, in 66 pin TSOP packages mounted on a 184 pin FR4 substrate.
Synchronous design allows precise cycle control with the use of system clock. Data I/O transactions are possible on both edges and Burst Lengths allow the same device to be useful for a variety of high bandwidth, high performance memory system applications.