TSC695F

Features: • Integer Unit Based on SPARC V7 High-performance RISC Architecture• Optimized Integrated 32/64-bit Floating-point Unit• On-chip Peripherals EDAC and Parity Generator and Checker Memory Interface Chip Select Generator Waitstate Generation Memory Protection DMA Arbite...

product image

TSC695F Picture
SeekIC No. : 004529284 Detail

TSC695F: Features: • Integer Unit Based on SPARC V7 High-performance RISC Architecture• Optimized Integrated 32/64-bit Floating-point Unit• On-chip Peripherals EDAC and Parity Generator an...

floor Price/Ceiling Price

Part Number:
TSC695F
Supply Ability:
5000

Price Break

  • Qty
  • 1~5000
  • Unit Price
  • Negotiable
  • Processing time
  • 15 Days
Total Cost: $ 0.00

SeekIC Buyer Protection PLUS - newly updated for 2013!

  • Escrow Protection.
  • Guaranteed refunds.
  • Secure payments.
  • Learn more >>

Month Sales

268 Transactions

Rating

evaluate  (4.8 stars)

Upload time: 2025/1/11

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.
Product Details

Description



Features:

• Integer Unit Based on SPARC V7 High-performance RISC Architecture
• Optimized Integrated 32/64-bit Floating-point Unit
• On-chip Peripherals
   EDAC and Parity Generator and Checker
   Memory Interface
       Chip Select Generator
       Waitstate Generation
       Memory Protection
   DMA Arbiter
   Timers
       General Purpose Timer (GPT)
       Real-time Clock Timer (RTCT)
       Watchdog Timer (WDT)
   Interrupt Controller with 5 External Inputs
   General Purpose Interface (GPI)
   Dual UART
• Speed Optimized Code RAM Interface
   8- or 40-bit boot-PROM (Flash) Interface
• IEEE 1149.1 Test Access Port (TAP) for Debugging and Test Purposes
• Fully Static Design
• Performance: 20 MIPs/5 MFlops (Double Precision) at SYSCLK = 25 MHz
• Core Consumption: 1.0W Typ. at 20 MIPs/0.7W typ. at 10 MIPs
• Operating Range: 4.5V to 5.5V(1) -55°C to +125°C
• Tested up to Total Dose of 300 KRADs (Si) according to MIL STD 883 Method 1019
• SEU Event Rate Better than 3 E-8 Error/Component/Day (Worst Case)
• No Single Event Latch-up below an LET Threshold of 80 MeV/mg/cm2
• Quality Grades: ESCC with 9512/003 and QML-Q or V with 5962-00540
• Package: 256 MQFPF; Bare Die



Specifications

Military Range............................................ -55°C to +125°C
Storage Temperature ................................ -65°C to +150°C
Supply Voltage...................................................-0.5V to +7.0V
Input Voltage.....................................................-0.5V to +7.0V

Note: Stresses at or above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions may affect device reliability.




Description

The TSC695F (ERC32 Single-Chip) is a highly integrated, high-performance 32-bit RISC embedded processor implementing the SPARC architecture V7 specification. It has been developed with the support of the ESA (European Space Agency), and offers a full development environment for embedded space applications.

The processor of TSC695F is manufactured using the Atmel 0.5 m radiation tolerant ( 300 KRADs (Si)) CMOS enhanced process (RTP). It has been specially designed for space, as it has on-chip concurrent transient and permanent error detection.

The TSC695F includes an on-chip Integer Unit (IU), a Floating Point Unit (FPU), a Memory Controller and a DMA arbiter. For real-time applications, the TSC695F offers a high security watchdog, two timers, an interrupt controller, parallel and serial interfaces. Fault tolerance is supported using parity on internal/external buses and an EDAC on the external data bus. The design is highly testable with the support of an On-Chip Debugger (OCD), and a boundary scan through JTAG interface.




Customers Who Bought This Item Also Bought

Margin,quality,low-cost products with low minimum orders. Secure your online payments with SeekIC Buyer Protection.
Audio Products
Prototyping Products
DE1
Inductors, Coils, Chokes
RF and RFID
Optoelectronics
View more