Features: • Phase Locked Output Frequency Control• Intrinsically Low Jitter Crystal Oscillator• LVPECL Outputs with Disable Function• Dual Input References• LOR & LOL combined alarm output• Force Free Run Function• Automatic Free Run operation on loss ...
SCG4500: Features: • Phase Locked Output Frequency Control• Intrinsically Low Jitter Crystal Oscillator• LVPECL Outputs with Disable Function• Dual Input References• LOR & L...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Symbol | Parameter | Minimum | Nominal | Maximum | Units | Notes |
Vcc | Power Supply Voltage | -0.5 | - | +4.0 | Volts | 1.0 |
Vi | Input Voltage | -0.5 | - | +5.5 | Volts | 1.0 |
Ts | Storage Temperature | -65.0 | - | +100 | 1.0 |
The SCG4500 Series is a mixed-signal phase locked loop generating LVPECL outputs from an intrinsically low jitter, voltage controlled, crystal oscillator. The LVPECL outputs may be disabled.
The SCG4500 Series can lock to one of two external references, which is selectable using the SELAB input select pin. The unit has a fast acquisition time of about 1.5 seconds and it is tolerant of different reference duty cycles.
The SCG4500 Series includes an alarm output that indicates deviations from normal operation. If a Lossof- Reference (LOR) or Loss-of-Lock (LOL) is detected the alarm with indicate the need for a reference rearrangement. If both references A and B are absent the module will enter Free Run operation. The FRstatus pin will indicate that the module is in Free Run operation. Frequency stability during Free Run operation is guaranteed to ±20 ppm. Additionally the Free Run mode may be entered manually.
The package dimensions are 1" x 1.025" x .45" on a 6 layer FR4 board with castellated pins. Parts are assembled using high temperature solder to withstand 63/37 alloys, 180 surface mount reflow processes.