Position: Home  > All Categories> Integrated Circuits (ICs) > PSD833F2V

PSD833F2V

Features: FLASH IN-SYSTEM PROGRAMMABLE (ISP) PERIPHERAL FOR 8-BIT MCUSDUAL BANK FLASH MEMORIES UP TO 2 Mbit OF PRIMARY FLASH MEMORY (8 Uniform Sectors, 32K x8) UP TO 256 Kbit SECONDARY FLASH MEMORY (4 Uniform Sectors) Concurrent operation: READ from one memory while erasing and writing the otherUP...

product image

PSD833F2V Picture
See larger image
SeekIC No. : 004465811 Detail

PSD833F2V: Features: FLASH IN-SYSTEM PROGRAMMABLE (ISP) PERIPHERAL FOR 8-BIT MCUSDUAL BANK FLASH MEMORIES UP TO 2 Mbit OF PRIMARY FLASH MEMORY (8 Uniform Sectors, 32K x8) UP TO 256 Kbit SECONDARY FLASH MEMORY ...

PSD833F2V Data Sheet

floor Price/Ceiling Price

Get Latest Price
Part Number:
PSD833F2V
Supply Ability:
5000

Price Break

  • Qty
  • 1~5000
  • Unit Price
  • Negotiable
  • Processing time
  • 15 Days
Total Cost: $ 0.00

SeekIC Buyer Protection PLUS - newly updated for 2013!

  • Escrow Protection.
  • Guaranteed refunds.
  • Secure payments.
  • Learn more >>

Month Sales

268 Transactions

Rating

evaluate  (4.8 stars)

Upload time: 2024/11/25

add to my favourite

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.
Product Details

Description



Features:

FLASH IN-SYSTEM PROGRAMMABLE (ISP)
PERIPHERAL FOR 8-BIT MCUS
DUAL BANK FLASH MEMORIES
UP TO 2 Mbit OF PRIMARY FLASH
MEMORY (8 Uniform Sectors, 32K x8)
UP TO 256 Kbit SECONDARY FLASH
MEMORY (4 Uniform Sectors)
Concurrent operation: READ from one
memory while erasing and writing the
other
UP TO 256 Kbit BATTERY-BACKED SRAM
27 RECONFIGURABLE I/O PORTS
ENHANCED JTAG SERIAL PORT
PLD WITH MACROCELLS
Over 3000 Gates of PLD: CPLD and DPLD
CPLD with 16 Output Macrocells (OMCs)
and 24 Input Macrocells (IMCs)
DPLD - user defined internal chip select
decoding
27 INDIVIDUALLY CONFIGURABLE I/O
PORT PINS
The can be used for the following functions:
MCU I/Os
PLD I/Os
Latched MCU address output
Special function I/Os.
16 of the I/O ports may be configured as
open-drain outputs.
IN-SYSTEM PROGRAMMING (ISP) WITH JTAG
Built-in JTAG compliant serial port allows
full-chip In-System Programmability
Efficient manufacturing allow easy
product testing and programming
Use low cost FlashLINK cable with PC
PAGE REGISTER
Internal page register that can be used to
expand the microcontroller address space
by a factor of 256
PROGRAMMABLE POWER MANAGEMENT
HIGH ENDURANCE:
100,000 Erase/WRITE Cycles of Flash Memory
1,000 Erase/WRITE Cycles of PLD
15 Year Data Retention
3.3V±10% SINGLE SUPPLY VOLTAGE
STANDBY CURRENT AS LOW AS 25A


Pinout

Connection Diagram


Specifications

Max.

Symbol Parameter Min. Max. Unit
TSTG Storage Temperature 65 125 °C
TLEAD Lead Temperature during Soldering (20 seconds max.)1 235 °C
VIO Input and Output Voltage (Q = VOH or Hi-Z) 0.6

 7.0

 V
VCC Supply Voltage 0.6 7.0 V
VPP Device Programmer Supply Voltage 0.6
14.0		 V
VESD
Electrostatic Discharge Voltage (Human Body model)2 		2000 2000 V



Description

The PSD833F2V family of memory systems for mi-crocontrollers (MCUs) brings In-System-Program-mability (ISP) to Flash memory and programmable logic. The result is a simple and flexible solution for embedded designs. PSD devices combine many of the peripheral functions found in MCU based applications.

Table 1 summarizes all the devices in the PSD833F2V PSD834F2, PSD853F2, PSD854F2. The CPLD in the PSD devices features an opti-mized macrocell logic architecture. The PSD mac-rocell was created to address the unique requirements of embedded system designs. It al-lows direct connection between the system ad- dress/data bus, and the internal PSD registers, to simplify communication between the MCU and other supporting devices.

The PSD833F2V device includes a JTAG Serial Program-ming interface, to allow In-System Programming (ISP) of the entire device. This feature reduces de- velopment time, simplifies the manufacturing flow,and dramatically lowers the cost of field upgrades.Using ST's special Fast-JTAG programming, a de-sign can be rapidly programmed into the PSD in as little as seven seconds.

The innovative PSD833F2V family solves key problems faced by designers when managing dis-crete Flash memory devices, such as:
First-time In-System Programming (ISP)
Complex address decoding
Simultaneous read and write to the device.

The JTAG Serial Interface block allows In-System Programming (ISP), and eliminates the need for an external Boot EPROM, or an external program- mer. To simplify Flash memory updates, program execution is performed from a secondary Flash memory while the primary Flash memory is being updated. This solution avoids the complicated hardware and software overhead necessary to im-plement IAP.

ST makes available a software development tool,PSDsoft Express, that generates ANSI-C compli-ant code for use with your target MCU. This code allows you to manipulate the non-volatile memory (NVM) within the PSD833F2V. Code examples are also provided for:
Flash memory IAP via the UART of the host MCU
Memory paging to execute code across several PSD memory pages
Loading, reading, and manipulation of PSD macrocells by the MCU.




Customers Who Bought This Item Also Bought

Margin,quality,low-cost products with low minimum orders. Secure your online payments with SeekIC Buyer Protection.
You may also be interested in :
Audio Products
HUC1002
WM-64CT
Sensors, Transducers
GP2Y0D340K
PAN3509DH-TXWA
RF and RFID
X3C26P1-30S
1P620S
Cable Assemblies
CS1W-CN114
XW2Z-500T
Computers, Office - Components, Accessories
DS-4008HCI
LB104V03(A1)
Relays
WIMA MKP4 0.22UF 630V
WIMA MKP4 4.7UF 630VDC
View more