Features: • Maximum rated frequency: 140 MHz• Low cycle-to-cycle jitter• Input to output delay, less than 150ps• External feedback pin allows outputs to be synchronized to the clock input• 5V tolerant input*• Operates at 3.3V VDD• Test mode allows bypass o...
PI6C2408: Features: • Maximum rated frequency: 140 MHz• Low cycle-to-cycle jitter• Input to output delay, less than 150ps• External feedback pin allows outputs to be synchronized to th...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Supply Voltage to Ground Potential ..........................................................................................0.5V to +7.0V
DC Input Voltage (Except CLKIN) ............................................................................................. 0.5V to VDD +0.5V
DC Input Voltage CLKIN ............................................................................................................ 0.5 to 7V
Storage Temperature ................................................................................................................ 65ºC to +150ºC
Maximum Soldering Temperature (10 seconds) ........................................................................................................................... 260ºC
Junction Temperature ................................................................................................................................................................. 150ºC
Static Discharge Voltage (per MIL-STD-883, Method015) .................................................................................................... >2000V
The PI6C2408 is a PLL-based, zero-delay buffer, with the ability to distribute eight outputs of up to 140 MHz at 3.3 V. Two banks of four outputs exist, and, depending on product option ordered, can supply either reference frequency, prescaled half frequency, or multiplied 2x or 4x input clock frequencies. The PI6C2408 family has a power-sparing feature: when input SEL2 is 0, the component will 3-state one or both banks of outputs depending on the state of input SEL1. A PLL bypass test mode also exists. This product line is available in high-drive and industrial environment versions.
An external feedback pin is used to synchronize the outputs to the input; the relationship between loading of this signal and the other outputs determines the input-output delay.The PI6C2408 is characterized for both commercial and industrial operation.