Features: · An accelerated 80C51 CPU provides instruction cycle times of 300 ns to 600 ns for all instructions except multiply and divide when executing at 20 MHz.· 2.7 V to 5.5 V operating range for digital functions.· Four channel, 10-bit Pulse Width Modulator.· Four channel, 8-bit Analog to Dig...
P87LPC778: Features: · An accelerated 80C51 CPU provides instruction cycle times of 300 ns to 600 ns for all instructions except multiply and divide when executing at 20 MHz.· 2.7 V to 5.5 V operating range fo...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
· An accelerated 80C51 CPU provides instruction cycle times of 300 ns to 600 ns for all instructions except multiply and divide when executing at 20 MHz.
· 2.7 V to 5.5 V operating range for digital functions.
· Four channel, 10-bit Pulse Width Modulator.
· Four channel, 8-bit Analog to Digital Converter. Conversion time is 9.3 ms with a 20 MHz crystal.
· I2C-bus communication port and Full duplex UART.
· Internal oscillator 2.5 %. The internal oscillator option allows operation with no external oscillator components.
· Two analog comparators.
· Eight keypad interrupt inputs, plus two additional external interrupt inputs.
· Watchdog timer with separate on-chip oscillator, requiring no external components. The Watchdog time-out time is selectable from 8 values.
· 20-pin TSSOP package.
The P87LPC778 is a 20-pin single-chip microcontroller designed for low pin count applications demanding high-integration, low cost solutions over a wide range of performance requirements. A member of the Philips low pin count family, the P87LPC778 offers a 4 channel, 8-bit A/D converter, programmable oscillator configurations for high and low speed crystals or RC operation, wide operating voltage range, programmable port output configurations, selectable Schmitt trigger inputs, LED drive outputs, and a built-in Watchdog timer. The P87LPC778 is based on an accelerated 80C51 processor architecture that executes instructions at twice the rate of standard 80C51 devices.