Features: • Maximum Input Clock Frequency > 12 GHz Typical• Maximum Input Data Rate > 12 Gb/s Typical• 120 ps Typical Propagation Delay• 40 ps Typical Rise and Fall Times• RSPECL Output with Operating Range: VCC = 2.375 V to 3.465 V with VEE = 0 V• RSNECL ...
NBSG16: Features: • Maximum Input Clock Frequency > 12 GHz Typical• Maximum Input Data Rate > 12 Gb/s Typical• 120 ps Typical Propagation Delay• 40 ps Typical Rise and Fall Tim...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Symbol |
Parameter |
Condition 1 | Condition 2 |
Rating |
Units |
VCC |
LVPECL Power Supply | VEE = 0 V |
3.6 |
V | |
VEE |
NECL Power Supply | VCC = 0 V |
-3.6 |
V | |
VI |
Positive Input Negative Input |
VEE = 0 V VCC = 0 V |
VI VCC VI VEE |
3.6 -3.6 |
V V |
VINPP |
Differential Input Voltage |D-D| | VCC - VEE 2.8 VCC-VEE< 2.8 |
2.8 |VCC-VEE| |
V V | |
Iout |
Output Current | Continuous Surge |
25 50 |
mA mA | |
IBB |
VBB Sink/Source |
1 |
mA mA | ||
IMM |
VMM Sink/Source |
1 |
mA | ||
TA |
Operating Temperature Range |
-40 to +70 -40 to +85 |
|||
Tstg |
Storage Temperature Range |
-65 to +150 |
|||
JA |
Thermal Resistance (Junction-to-Ambient) (Note 3) |
0 LFPM 500 LFPM 0 LFPM 500 LFPM |
16 FCBGA 16 FCBGA 16 QFN 16 QFN |
108 86 41.6 35.2 |
/W /W /W /W |
JC |
Thermal Resistance (Junction-to-Case) | 1S2P (Note 3) 2S2P (Note 4) |
16 FCBGA 16 QFN |
5 4.0 |
/W /W |
Tsol |
ave Solder | < 15 Sec |
225 |
The NBSG16 is a differential receiver/driver targeted for high frequency applications. The NBSG16 is functionally equivalent to the EP16 and LVEP16 devices with much higher bandwidth and lower EMI capabilities.
Inputs incorporate internal 50 termination resistors and accept NECL (Negative ECL), PECL (Positive ECL), HSTL, LVTTL, LVCMOS, CML, or LVDS. Outputs are RSECL (Reduced Swing ECL), 400 mV. The VBB and VMM pins of NBSG16 are internally generated voltage supplies available to this device only. The VBB is used as a reference voltage for single-ended NECL or PECL inputs and the VMM pin is used as a reference voltage for LVCMOS inputs. For all single-ended input conditions, the unused complementary differential input is connected to VBB or VMM as a switching reference voltage. VBB or VMM may also rebias AC coupled inputs. When used, decouple VBB and VMM via a 0.01 F capacitor and limit current sourcing or sinking to 0.5 mA. When not used, VBB and VMM outputs should be left open.