MX98742

Features: * 2-port MAC bridge supports both Fast Ethernet and Ethernet/Fast Ethernet bridging* Minimum 16K byte, maximum 256K byte buffer memory* Selectable TX/FX/T4 symbol-level repeater, MII interfaces, and 10BASE serial port* T4 symbol mode includes the implementation of all PCS layers function...

product image

MX98742 Picture
SeekIC No. : 004431908 Detail

MX98742: Features: * 2-port MAC bridge supports both Fast Ethernet and Ethernet/Fast Ethernet bridging* Minimum 16K byte, maximum 256K byte buffer memory* Selectable TX/FX/T4 symbol-level repeater, MII inter...

floor Price/Ceiling Price

Part Number:
MX98742
Supply Ability:
5000

Price Break

  • Qty
  • 1~5000
  • Unit Price
  • Negotiable
  • Processing time
  • 15 Days
Total Cost: $ 0.00

SeekIC Buyer Protection PLUS - newly updated for 2013!

  • Escrow Protection.
  • Guaranteed refunds.
  • Secure payments.
  • Learn more >>

Month Sales

268 Transactions

Rating

evaluate  (4.8 stars)

Upload time: 2024/11/26

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.
Product Details

Description



Features:

* 2-port MAC bridge supports both Fast Ethernet and Ethernet/Fast Ethernet bridging
* Minimum 16K byte, maximum 256K byte buffer memory
* Selectable TX/FX/T4 symbol-level repeater, MII interfaces, and 10BASE serial port
* T4 symbol mode includes the implementation of all PCS layers functions (8B/6T encode/decode, DE Balance encode/decode, error detection, ....etc.)
* 512-bit hash filtering
* Broadcast and Multicast packet filtering and inverse filtering
* Optional fast forwarding modes minimizes latency
* Optional dynamic auto buffer sizing
* JAM-based flow control ensures lossless buffering
* External Destination and Source Address filtering support
* Display of buffer boundary and flow-control JAM packet counts
* LED indication of flow-control JAM events



Pinout

  Connection Diagram


Specifications

RATING

VALUE

Supply Voltage (VCC)

4.75V to 5.25V

DC Input Voltage (Vin)

-0.5V to VCC+ 0.5V

DC Output Voltage (Vout) -0.5V to VCC+ 0.5V
Storage Temperature Range (TSTG)

-55 C to 150 C

Power Dissipation (PD) 375 mW
ESD rating (Rzap = 1.5K, Czap = 100pF)

2000V

 Ambient Operating Temp

 0 C to 70 C

Note:
1. Stress greater than those listed under Absolute Maximum Ratings may cause pemanent damage to the device.This is stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification are not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Preliminary, subject to change.




Description

The MX98742 (FEBC) is a low-cost solution to link fast Ethernet repeaters together so that the distance between nodes can be expanded far beyond the 200m collision domain limitation. Each network segment connected through the bridge is in a separate collision domain, and the FEBC's function is to exchange all the good packets between two collision domain segments. A 512-bit hash filter is implemented to further reduce the traffic
between segments if it is desired. A 10/100 bridge function is also supported.

The MX98742 has two forwarding modes: (1) store-and forward : a complete packet is buffered before it is to be forwarded.Packets with CRC errors and other anomalies are discarded. (2) 64-byte forward : a packet is forwarded after the first 64 bytes are buffered. The number of bridges that can be put in one network is constrained largely by the buffer memory and performance consideration. Multiple FEBCs are totally invisible to the upper layer protocol.

The MX98742 supports direct TX PHY interface and 25MHz-MII on both side. Port A of the FEBC also supports TX and T4 repeater ports at the symbobl level and port B of the FEBC also supports the 7-wire serial 10 MHz interface. TheFEBC supports buffer memory from minimum 16 Kbytes to 256 Kbytes. The memory is partitioned into two sections with section A as the receive buffer for port A and section B for port B. The size of each section is equal if both sides are operating at 100 Mbps speed; the minimum size of each section is 8 Kbytes. In the auto-sizing mode, the FEBC will change the buffer size according to traffic pattern in each segment.




Customers Who Bought This Item Also Bought

Margin,quality,low-cost products with low minimum orders. Secure your online payments with SeekIC Buyer Protection.
Batteries, Chargers, Holders
Potentiometers, Variable Resistors
Static Control, ESD, Clean Room Products
Computers, Office - Components, Accessories
View more