MX98713

Features: * Directly supports 32-bit fast PCI bus interface* Highly integrated with IEEE802.3 MAC and Nway in a single chip* Supports full-duplex operation for both 100Mbps and 10Mbps* Offers IEEE802.3u 100Mbps MII port supporting CAT3/CAT5 unshielded twisted-pair (UTP), shielded twisted-pair (STP...

product image

MX98713 Picture
SeekIC No. : 004431897 Detail

MX98713: Features: * Directly supports 32-bit fast PCI bus interface* Highly integrated with IEEE802.3 MAC and Nway in a single chip* Supports full-duplex operation for both 100Mbps and 10Mbps* Offers IEEE80...

floor Price/Ceiling Price

Part Number:
MX98713
Supply Ability:
5000

Price Break

  • Qty
  • 1~5000
  • Unit Price
  • Negotiable
  • Processing time
  • 15 Days
Total Cost: $ 0.00

SeekIC Buyer Protection PLUS - newly updated for 2013!

  • Escrow Protection.
  • Guaranteed refunds.
  • Secure payments.
  • Learn more >>

Month Sales

268 Transactions

Rating

evaluate  (4.8 stars)

Upload time: 2024/11/26

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.
Product Details

Description



Features:

* Directly supports 32-bit fast PCI bus interface
* Highly integrated with IEEE802.3 MAC and Nway in a single chip
* Supports full-duplex operation for both 100Mbps and 10Mbps
* Offers IEEE802.3u 100Mbps MII port supporting CAT3/CAT5 unshielded twisted-pair (UTP), shielded twisted-pair (STP) and fiber cables
* On-chip IEEE802.3 scrambler/descrambler, PCS, and 10Mbps interface further includes ENDEC, UTP/STP transceivers and filters
* MII management interface with Nway auto-negotiation for auto-speed selection
* PCI clock speed range from 16MHz to 33MHz, capable of zero wait state
* Large on-chip FIFO for both transmit and receive operations and no external memory is needed
* PCI bus master architecture with linked list buffer management to maximize flexibility & performance
* A native 32-bit direct memory access channel provides low CPU utilization
* Boot ROM supports for diskless application
* Offers two levels (internal and external) of loopback diagnostics capability
* Supports a variety of flexible address filtering modes :
  - normal 16 perfect addresses
  - inverse 16 perfect addresses
  - 512 hash-filtered addresses
  - 512 hash-filtered multicast addresses and one perfect address
  - pass all multicast
  - promiscuous
* MicroWire interface to external serial EEPROM which may contain Ethernet address, PCI vendor & device ID and other data



Pinout

  Connection Diagram


Description

The MX98713 PCI MAC ( PMAC ) device is an IEEE 802.3u Media Access Controller dedicated for PCI interface and is designed to ease interfacing with CSMA/CD type local area networks, including 100Mbps-TX/FX/T4 Fast Ethernet, 10Mbps Thick Ethernet, Thin Ehternet and StarLAN with external network transceivers and 10Mbps Twisted-pair Ethernet without external transceiver. High speed PCI bus master interface is implemented to support 100Mbps fast Ethernet with fast packet buffer management. On-chip control registers and PCI configuration registers provide interface to host system for automatic bus master configuration and driver controls. As a PCI bus master, PMAC incorporates large on-chip FIFOs which provide effective local packet buffers; therefore, no external local buffer memory is needed.

The MX98713 PMAC device implements all Media Access Control (MAC) layer functions for transmission and reception and Nway auto-negociation in accordance with the IEEE 802.3u standard. PMAC can be programmed to support various level of interconnects. Supported interconnects include standard Media Independent Interface(MII), 100BASE-TX Physical Coding Sublayer ( PCS ), NWAY Auto-negotiation for automatic speed selection and a direct 10BASE Twisted pair media interface.

The MX98713 can operate in full-duplex or half-duplex mode. A packet buffer is located in the host memory that is controlled by software driver for all incoming and outgoing packets. During reception, the PMAC stores packets in the receive buffer area, then indicates receiving status and control information in the descriptor area.This packet buffer is also used by transmission process which can transmit multiple packets from a single transmit command. Minimum-sized back-to-back packets at full line speed with interframe gap (IPG) of 0.96us in 100Mbps mode is effortless with the PMAC.




Customers Who Bought This Item Also Bought

Margin,quality,low-cost products with low minimum orders. Secure your online payments with SeekIC Buyer Protection.
Tapes, Adhesives
803
Batteries, Chargers, Holders
Potentiometers, Variable Resistors
Static Control, ESD, Clean Room Products
Programmers, Development Systems
Integrated Circuits (ICs)
View more