MPC885 Selling Leads, Price trend, MPC885 DataSheet download, circuit diagram from SeekIC.com

Features: The MPC885/880 is comprised of three modules that each use the 32-bit internal bus: a MPC8xx core, a system integration unit (SIU), and a communications processor module (CPM).The following list summarizes the key MPC885/880 features:• Embedded MPC8xx core up to 133 MHz• Maxi...

Product Details

Description

Features:

The MPC885/880 is comprised of three modules that each use the 32-bit internal bus: a MPC8xx core, a system integration unit (SIU), and a communications processor module (CPM).
The following list summarizes the key MPC885/880 features:
• Embedded MPC8xx core up to 133 MHz
• Maximum frequency operation of the external bus is 80 MHz (in 1:1 mode)
- The 133-MHz core frequency supports 2:1 mode only.
- The 66-/80-MHz core frequencies support both the 1:1 and 2:1 modes.
• Single-issue, 32-bit core (compatible with the PowerPC architecture definition) with thirty-two 32-bit general-purpose registers (GPRs)
- The core performs branch prediction with conditional prefetch and without conditional execution.
- 8-Kbyte data cache and 8-Kbyte instruction cache (see Table 1)
Instruction cache is two-way, set-associative with 256 sets in 2 blocks
Data cache is two-way, set-associative with 256 sets
Cache coherency for both instruction and data caches is maintained on 128-bit (4-word) cache blocks.
Caches are physically addressed, implement a least recently used (LRU) replacement algorithm, and are lockable on a cache block basis.
- MMUs with 32-entry TLB, fully associative instruction and data TLBs
- MMUs support multiple page sizes of 4, 16, and 512 Kbytes, and 8 Mbytes; 16 virtual address spaces and 16 protection groups
- Advanced on-chip emulation debug mode
• Provides enhanced ATM functionality found on the MPC862 and MPC866 families and includes the following:
- Improved operation, administration and maintenance (OAM) support
- OAM performance monitoring (PM) support
- Multiple APC priority levels available to support a range of traffic pace requirements
- Port-to-port switching capability without the need for RAM-based microcode
- Simultaneous MII (100BaseT) and UTOPIA (half- or full -duplex) capability
- Optional statistical cell counters per PHY
- UTOPIA L2-compliant interface with added FIFO buffering to reduce the total cell transmission time and multi-PHY support. (The earlier UTOPIA L1 specification is also supported.)
- Parameter RAM for both SPI and I²C can be relocated without RAM-based microcode
- Supports full-duplex UTOPIA master (ATM side) and slave (PHY side) operations using a split bus
- AAL2/VBR functionality is ROM-resident.
• Up to 32-bit data bus (dynamic bus sizing for 8, 16, and 32 bits)
• 32 address lines
• Memory controller (eight banks)
- Contains complete dynamic RAM (DRAM) controller
- Each bank can be a chip select or RAS to support a DRAM bank.
- Up to 30 wait states programmable per memory bank
- Glueless interface to DRAM, SIMMS, SRAM, EPROMs, Flash EPROMs, and other memory devices
- DRAM controller programmable to support most size and speed memory interfaces
- Four CAS lines, four WE lines, and one OE line
- Boot chip-select available at reset (options for 8-, 16-, or 32-bit memory)
- Variable block sizes (32 Kbyte256 Mbyte)
- Selectable write protection
- On-chip bus arbitration logic
• General-purpose timers
- Four 16-bit timers or two 32-bit timers
- Gate mode can enable/disable counting.
- Interrupt can be masked on reference match and event capture
• Two fast Ethernet controllers (FEC)-Two 10/100 Mbps Ethernet/IEEE 802.3 CDMA/CS that interface through MII and/or RMII interfaces
• System integration unit (SIU)
- Bus monitor
- Software watchdog
- Periodic interrupt timer (PIT)
- Clock synthesizer
- Decrementer and time base
- Reset controller
- IEEE 1149.1 test access port (JTAG)
• Security engine is optimized to handle all the algorithms associated with IPsec, SSL/TLS, SRTP, 802.11i, and iSCSI processing. Available on the MPC885, the security engine contains a crypto-channel, a controller, and a set of crypto hardware accelerators (CHAs). The CHAs are:
- Data encryption standard execution unit (DEU)
DES, 3DES
Two key (K1, K2, K1) or three key (K1, K2, K3)
ECB and CBC modes for both DES and 3DES
- Advanced encryption standard unit (AESU)
Implements the Rinjdael symmetric key cipher
ECB, CBC, and counter modes
128-, 192-, and 256- bit key lengths
- Message digest execution unit (MDEU)
SHA with 160- or 256-bit message digest
MD5 with 128-bit message digest
HMAC with either algorithm
- Crypto-channel supporting multi-command descriptor chains
- Integrated controller managing internal resources and bus mastering
- Buffer size of 256 bytes for the DEU, AESU, and MDEU, with flow control for large data sizes
• Interrupts
- Six external interrupt request (IRQ) lines
- 12 port pins with interrupt capability
- 23 internal interrupt sources
- Programmable priority between SCCs
- Programmable highest priority request
• Communications processor module (CPM)
- RISC controller
- Communication-specific commands (for example, GRACEFUL STOP TRANSMIT, ENTER HUNT MODE, and RESTART TRANSMIT)
- Supports continuous mode transmission and reception on all serial channels
- 8-Kbytes of dual-port RAM
- Several serial DMA (SDMA) channels to support the CPM
- Three parallel I/O registers with open-drain capability
• On-chip 16 * 16 multiply accumulate controller (MAC)
- One operation per clock (two-clock latency, one-clock blockage)
- MAC operates concurrently with other instructions
- FIR loop-Four clocks per four multiplies
• Four baud rate generators
- Independent (can be connected to any SCC or SMC)
- Allow changes during operation
- Autobaud support option
• Up to three serial communication controllers (SCCs) supporting the following protocols:
- Serial ATM capability on SCCs
- Optional UTOPIA port on SCC4
- Ethernet/IEEE 802.3 optional on the SCC(s) supporting full 10-Mbps operation
- HDLC/SDLC
- HDLC bus (implements an HDLC-based local area network (LAN))
- Asynchronous HDLC to support point-to-point protocol (PPP)
- AppleTalk
- Universal asynchronous receiver transmitter (UART)
- Synchronous UART
- Serial infrared (IrDA)
- Binary synchronous communication (BISYNC)
- Totally transparent (bit streams)
- Totally transparent (frame based with optional cyclic redundancy check (CRC))
• Up to two serial management channels (SMCs) supporting the following protocols:
- UART (low-speed operation)
- Transparent
- General circuit interface (GCI) controller
- Provide management for BRI devices as GCI controller in time-division multiplexed (TDM) channels
• Universal serial bus (USB)-Supports operation as a USB function endpoint, a USB host controller, or both for testing purposes (loop-back diagnostics)
- USB 2.0 full-/low-speed compatible
- The USB function mode has the following features:
Four independent endpoints support control, bulk, interrupt, and isochronous data transfers.
CRC16 generation and checking
CRC5 checking
NRZI encoding/decoding with bit stuffing
12- or 1.5-Mbps data rate
Flexible data buffers with multiple buffers per frame
Automatic retransmission upon transmit error
- The USB host controller has the following features:
Supports control, bulk, interrupt, and isochronous data transfers
CRC16 generation and checking
NRZI encoding/decoding with bit stuffing
Supports both 12- and 1.5-Mbps data rates (automatic generation of preamble token and data rate configuration). Note that low-speed operation requires an external hub.
Flexible data buffers with multiple buffers per frame
Supports local loop back mode for diagnostics (12 Mbps only)
• Serial peripheral interface (SPI)
- Supports master and slave modes
- Supports multiple-master operation on the same bus
• Inter-integrated circuit (I²C) port
- Supports master and slave modes
- Supports a multiple-master environment
• Time-slot assigner (TSA)
- Allows SCCs and SMCs to run in multiplexed and/or non-multiplexed operation
- Supports T1, CEPT, PCM highway, ISDN basic rate, ISDN primary rate, user defined
- 1- or 8-bit resolution
- Allows independent transmit and receive routing, frame synchronization, and clocking
- Allows dynamic changes
- Can be internally connected to four serial channels (two SCCs and two SMCs)
• Parallel interface port (PIP)
- Centronics interface support
- Supports fast connection between compatible ports on MPC885/880 and other MPC8xx devices
• PCMCIA interface
- Master (socket) interface, release 2.1-compliant
- Supports two independent PCMCIA sockets
- 8 memory or I/O windows supported
• Debug interface
- Eight comparators: four operate on instruction address, two operate on data address, and two operate data
- Supports conditions: = < >
- Each watchpoint can generate a break point internally.
• Normal high and normal low power modes to conserve power
• 1.8-V core and 3.3-V I/O operation
• The MPC885/880 comes in a 357-pin ball grid array (PBGA) package.

Pinout

Connection Diagram

Specifications

Rating	Symbol	Value	Unit
Supply voltage ¹	V_DDH	0.3 to 4.0	V
	V_DDL	0.3 to 2.0	V
	VDDSYN	0.3 to 2.0	V
	Difference between V_DDL and VDDSYN	<100	mV
Input voltage ²	V_in	GND 0.3 to V_DDH	V
Storage temperature range	T_stg	55 to +150	°C

MPC885

product image

floor Price/Ceiling Price

Price Break

Month Sales

Rating

Payment Methods

Recent History

Description

Customers Who Bought This Item Also Bought

Hardware, Fasteners, Accessories(2239)

Programmers, Development Systems(1039)

Test Equipment(3237)

RF and RFID(1780)

Cables, Wires - Management(4448)

Potentiometers, Variable Resistors(1370)