MPC8266A Selling Leads, Price trend, MPC8266A DataSheet download, circuit diagram from SeekIC.com

Features: The major features of the MPC826xA family are as follows:• Dual-issue integer core- A core version of the EC603e microprocessor- System core microprocessor supporting frequencies of 150300 MHz- Separate 16-Kbyte data and instruction caches: Four-way set associative Physically addre...

Product Details

Description

Features:

The major features of the MPC826xA family are as follows:
• Dual-issue integer core
- A core version of the EC603e microprocessor
- System core microprocessor supporting frequencies of 150300 MHz
- Separate 16-Kbyte data and instruction caches:
Four-way set associative
Physically addressed
LRU replacement algorithm
- PowerPC architecture-compliant memory management unit (MMU)
- Common on-chip processor (COP) test interface
- High-performance (6.67.65 SPEC95 benchmark at 300 MHz; 1.68 MIPs/MHz without inlining and 1.90 Dhrystones MIPS/MHz with inlining)
- Supports bus snooping for data cache coherency
- Floating-point unit (FPU)
• Separate power supply for internal logic and for I/O
• Separate PLLs for G2 core and for the CPM
- G2 core and CPM can run at different frequencies for power/performance optimization
- Internal core/bus clock multiplier that provides 1.5:1, 2:1, 2.5:1, 3:1, 3.5:1, 4:1, 5:1, 6:1 ratios
- Internal CPM/bus clock multiplier that provides 2:1, 2.5:1, 3:1, 3.5:1, 4:1, 5:1, 6:1 ratios
• 64-bit data and 32-bit address 60x bus
- Bus supports multiple master designs
- Supports single- and four-beat burst transfers
- 64-, 32-, 16-, and 8-bit port sizes controlled by on-chip memory controller
- Supports data parity or ECC and address parity
• 32-bit data and 18-bit address local bus
- Single-master bus, supports external slaves
- Eight-beat burst transfers
- 32-, 16-, and 8-bit port sizes controlled by on-chip memory controller
• 60x-to-PCI bridge (MPC8265A and MPC8266A only)
- Programmable host bridge and agent
- 32-bit data bus, 66 MHz, 3.3 V
- Synchronous and asynchronous 60x and PCI clock modes
- All internal address space available to external PCI host
- DMA for memory block transfers
- PCI-to-60x address remapping
• System interface unit (SIU)
- Clock synthesizer
- Reset controller
- Real-time clock (RTC) register
- Periodic interrupt timer
- Hardware bus monitor and software watchdog timer
- IEEE 1149.1 JTAG test access port
• Twelve-bank memory controller
- Glueless interface to SRAM, page mode SDRAM, DRAM, EPROM, Flash and other userdefinable peripherals
- Byte write enables and selectable parity generation
- 32-bit address decodes with programmable bank size
- Three user programmable machines, general-purpose chip-select machine, and page-mode pipeline SDRAM machine
- Byte selects for 64 bus width (60x) and byte selects for 32 bus width (local)
- Dedicated interface logic for SDRAM
• CPU core can be disabled and the device can be used in slave mode to an external core
• Communications processor module (CPM)
- Embedded 32-bit communications processor (CP) uses a RISC architecture for flexible support for communications protocols
- Interfaces to G2 core through on-chip 32-Kbyte dual-port RAM and DMA controller
- Serial DMA channels for receive and transmit on all serial channels
- Parallel I/O registers with open-drain and interrupt capability
- Virtual DMA functionality executing memory-to-memory and memory-to-I/O transfers
- Three fast communications controllers supporting the following protocols:
10/100-Mbit Ethernet/IEEE 802.3 CDMA/CS interface through media independent interface (MII)
ATM-Full-duplex SAR protocols at 155 Mbps, through UTOPIA interface, AAL5, AAL1, AAL0 protocols, TM 4.0 CBR, VBR, UBR, ABR traffic types, up to 16 K external connections
Transparent
HDLC-Up to T3 rates (clear channel)
- Two multichannel controllers (MCCs)
Each MCC handles 128 serial, full-duplex, 64-Kbps data channels.Each MCC can be split into four subgroups of 32 channels each.
Almost any combination of subgroups can be multiplexed to single or multiple TDM interfaces up to four TDM interfaces per MCC
- Four serial communications controllers (SCCs) identical to those on the MPC860, supporting the digital portions of the following protocols:
Ethernet/IEEE 802.3 CDMA/CS
HDLC/SDLC and HDLC bus
Universal asynchronous receiver transmitter (UART)
Synchronous UART
Binary synchronous (BISYNC) communications
Transparent
- Two serial management controllers (SMCs), identical to those of the MPC860
Provide management for BRI devices as general circuit interface (GCI) controllers in timedivision- multiplexed (TDM) channels
Transparent
UART (low-speed operation)
- One serial peripheral interface identical to the MPC860 SPI
- One inter-integrated circuit (I2C) controller (identical to the MPC860 I2C controller)
Microwire compatible
Multiple-master, single-master, and slave modes
- Up to eight TDM interfaces
Supports two groups of four TDM channels for a total of eight TDMs
2,048 bytes of SI RAM
Bit or byte resolution
Independent transmit and receive routing, frame synchronization
Supports T1, CEPT, T1/E1, T3/E3, pulse code modulation highway, ISDN basic rate, ISDN primary rate, Motorola interchip digital link (IDL), general circuit interface (GCI), and user-defined TDM serial interfaces
- Eight independent baud rate generators and 20 input clock pins for supplying clocks to FCCs, SCCs, SMCs, and serial channels
- Four independent 16-bit timers that can be interconnected as two 32-bit timers Additional features of the MPC826xA family are as follows:
• CPM
- 32-Kbyte dual-port RAM
- Additional MCC host commands
- Eight transfer transmission convergence (TC) layers between the TDMs and FCC2 to support inverse multiplexing for ATM capabilities (IMA) (MPC8264A and MPC8266A only)
• CPM multiplexing
- FCC2 can also be connected to the TC layer.
• TC layer (MPC8264A and MPC8266A only)
- Each of the 8 TDM channels is routed in hardware to a TC layer block
Protocol-specific overhead bits may be discarded or routed to other controllers by the SI
Performing ATM TC layer functions (according to ITU-T I.432)
Transmit (Tx) updates
Cell HEC generation
Payload scrambling using self synchronizing scrambler (programmable by the user)
Coset generation (programmable by the user)
Cell rate by inserting idle/unassigned cells
Receive (Rx) updates
Cell delineation using bit by bit HEC checking and programmable ALPHA and DELTA parameters for the delineation state machine
Payload descrambling using self synchronizing scrambler (programmable by the user)
Coset removing (programmable by the user)
Filtering idle/unassigned cells (programmable by the user)
Performing HEC error detection and single bit error correction (programmable by user)
Generating loss of cell delineation status/interrupt (LOC/LCD)
- Operates with FCC2 (UTOPIA 8)
- Provides serial loop back mode
- Cell echo mode is provided
- Supports both FCC transmit modes
External rate mode-Idle cells are generated by the FCC (microcode) to control data rate.
Internal rate mode (sub-rate)-FCC transfers only the data cells using the required data rate.
The TC layer generates idle/unassigned cells to maintain the line bit rate.
- Supports TC-layer and PMD-WIRE interface (according to the ATM-Forum af-phy-0063.000)
- Cell counters for performance monitoring
16-bit counters count
HEC error cells
HEC single bit error and corrected cells
Idle/unassigned cells filtered
Idle/unassigned cells transmitted
Transmitted ATM cells
Received ATM cells
Maskable interrupt is sent to the host when a counter expires
- Overrun (Rx cell FIFO) and underrun (Tx cell FIFO) condition produces maskable interrupt
- May be operated at E1 and DS-1 rates. In addition, xDSL applications at bit rates up to 10 Mbps are supported
• PCI bridge (MPC8265A and MPC8266A only)
- PCI Specification Revision 2.2 compliant and supports frequencies up to 66 MHz
- On-chip arbitration
- Support for PCI to 60x memory and 60x memory to PCI streaming
- PCI Host Bridge or Peripheral capabilities
- Includes 4 DMA channels for the following transfers:
PCI-to-60x to 60x-to-PCI
60x-to-PCI to PCI-to-60x
PCI-to-60x to PCI-to-60x
60x-to-PCI to 60x-to-PCI
- Includes all of the configuration registers (which are automatically loaded from the EPROM and used to configure the MPC8265A) required by the PCI standard as well as message and doorbell registers
- Supports the I2O standard
- Hot-Swap friendly (supports the Hot Swap Specification as defined by PICMG 2.1 R1.0 August 3, 1998)
- Support for 66 MHz, 3.3 V specification
- 60x-PCI bus core logic which uses a buffer pool to allocate buffers for each port
- Makes use of the local bus signals, so there is no need for additional pins

Specifications

Rating	Symbol	Value	Unit
Core supply voltage²	VDD	-0.3 2.5	V
PLL supply voltage²	VCCSYN	-0.3 2.5	V
I/O supply voltage³	VDDH	-0.3 4.0	V
Input voltage⁴	VIN	GND(-0.3) 3.6	V
Junction temperature	T_j	120	°C
Storage temperature range	T_STG	(-55) (+150)	°C

1 Absolute maximum ratings are stress ratings only; functional operation (see Table 4) at the maximums is not
guaranteed. Stress beyond those listed may affect device reliability or cause permanent damage
2 Caution: VDD/VCCSYN must not exceed VDDH by more than 0.4 V at any time, including during power-on reset.
3 Caution: VDDH can exceed VDD/VCCSYN by 3.3 V during power on reset by no more than 100 mSec. VDDH
should not exceed VDD/VCCSYN by more than 2.5 V during normal operation.
4 Caution: VIN must not exceed VDDH by more than 2.5 V at any time, including during power-on reset

MPC8266A

product image

floor Price/Ceiling Price

Price Break

Month Sales

Rating

Payment Methods

Recent History

Description

Customers Who Bought This Item Also Bought

Power Supplies - External/Internal (Off-Board)(631)

LED Products(5882)

Line Protection, Backups(300)

Kits(573)

Integrated Circuits (ICs)(111140)

Connectors, Interconnects(19973)