MPC8241 Selling Leads, Price trend, MPC8241 DataSheet download, circuit diagram from SeekIC.com

Part Number:: MPC8241
Supply Ability:: 5000

Price Break

Qty
1~5000

Unit Price
Negotiable

Processing time
15 Days

SeekIC Buyer Protection PLUS - newly updated for 2013!

Escrow Protection.
Guaranteed refunds.
Secure payments.
Learn more >>

Month Sales

268 Transactions

Rating

evaluate (4.8 stars)

Upload time: 2024/11/26

add to my favourite

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.

Product Details

Description

Features:

Major features of the MPC8241 are as follows:
• Processor core
- High-performance, superscalar processor core
- Integer unit (IU), floating-point unit (FPU) (software enabled or disabled), load/store unit
(LSU), system register unit (SRU), and a branch processing unit (BPU)
- 16-Kbyte instruction cache
- 16-Kbyte data cache
- Lockable L1 caches-entire cache or on a per-way basis up to three of four ways
- Dynamic power management-supports 60x nap, doze, and sleep modes
• Peripheral logic
- Peripheral logic bus
Supports various operating frequencies and bus divider ratios
32-bit address bus, 64-bit data bus
Supports full memory coherency
Decoupled address and data buses for pipelining of peripheral logic bus accesses
Store gathering on peripheral logic bus-to-PCI writes
- Memory interface
Supports up to 2 Gbytes of SDRAM memory
High-bandwidth data bus (32- or 64-bit) to SDRAM
Programmable timing supporting SDRAM
Supports 1 to 8 banks of 16-, 64-, 128-, 256-, or 512-Mbit memory devices
Write buffering for PCI and processor accesses
Supports normal parity, read-modify-write (RMW), or ECC
Data-path buffering between memory interface and processor
Low-voltage TTL logic (LVTTL) interfaces
272 Mbytes of base and extended ROM/Flash/Port X space
Base ROM space supports 8-bit data path or same size as the SDRAM data path (32- or 64-bit)
Extended ROM space supports 8-, 16-, 32-bit gathering data path, 32- or 64-bit (wide) data path
Port X: 8-, 16-, 32-, or 64-bit general-purpose I/O port using ROM controller interface with programmable address strobe timing, data ready input signal (DRDY), and 4 chip selects
- 32-bit PCI interface
• Operates up to 66 MHz
PCI 2.2-compatible
PCI 5.0-V tolerance
Support for dual address cycle (DAC) for 64-bit PCI addressing (master only)
Support for PCI locked accesses to memory
Support for accesses to PCI memory, I/O, and configuration spaces
Selectable big- or little-endian operation
Store gathering of processor-to-PCI write and PCI-to-memory write accesses
Memory prefetching of PCI read accesses
Selectable hardware-enforced coherency
PCI bus arbitration unit (five request/grant pairs)
PCI agent mode capability
Address translation with two inbound and outbound units (ATU)
Some internal configuration registers accessible from PCI
- Two-channel integrated DMA controller (writes to ROM/Port X not supported)
Supports direct mode or chaining mode (automatic linking of DMA transfers)
Supports scatter gathering-read or write discontinuous memory
64-byte transfer queue per channel
Interrupt on completed segment, chain, and error
Local-to-local memory
PCI-to-PCI memory
Local-to-PCI memory
PCI memory-to-local memory
- Message unit
Two doorbell registers
Two inbound and two outbound messaging registers
I²O message interface
- I²C controller with full master/slave support that accepts broadcast messages
- Programmable interrupt controller (PIC)
Five hardware interrupts (IRQs) or 16 serial interrupts
Four programmable timers with cascade
- Two (dual) universal asynchronous receiver/transmitters (UARTs)
- Integrated PCI bus and SDRAM clock generation
- Programmable PCI bus and memory interface output drivers
• System level performance monitor facility
• Debug features
- Memory attribute and PCI attribute signals
- Debug address signals
- MIV signal: marks valid address and data bus cycles on the memory bus
- Programmable input and output signals with watchpoint capability
- Error injection/capture on data path
- IEEE 1149.1 (JTAG)/test interface

Specifications

Characteristic ¹	Symbol	Range	Unit
Supply voltage-CPU core and peripheral logic	V_DD	0.3 to 2.1	V
Supply voltage-memory bus drivers PCI and standard I/O buffers	GV_DD_OV_DD	0.3 to 3.6	V
Supply voltage-PLLs	AV_DD/AV_DD2	0.3 to 2.1	V
Supply voltage-PCI reference	L_VDD	0.3 to 5.4	V
Input voltage²	V_in	0.3 to 3.6	V
Operational die-junction temperature range	T_j	0 to 105	°C
Storage temperature range	T_stg	55 to 150	°C

Notes:
1. Functional and tested operating conditions are given in Table 2. Absolute maximum ratings are stress ratings only,
and functional operation at the maximums is not guaranteed. Stresses beyond those listed may affect device
reliability or cause permanent damage to the device.
2. PCI inputs with LV_DD = 5 V ± 5% V DC may be correspondingly stressed at voltages exceeding LV_DD + 0.5 V DC.

Description

This section details MPC8241 package parameters, pin assignments, and dimensions

MPC8241

product image

floor Price/Ceiling Price

Price Break

Month Sales

Rating

Payment Methods

Recent History

Description

Customers Who Bought This Item Also Bought

Programmers, Development Systems(1039)

Static Control, ESD, Clean Room Products(496)

Filters(263)

Optical Inspection Equipment(251)

Power Supplies - External/Internal (Off-Board)(631)

Cables, Wires - Management(4448)