Features: • High-performance, superscalar microprocessor• Eleven independent execution units and three register files• Three issue queues FIQ, VIQ, and GIQ can accept as many as one, two, and three instructions, respectively, in a cycle. Instruction dispatch requires the followin...
MPC7455: Features: • High-performance, superscalar microprocessor• Eleven independent execution units and three register files• Three issue queues FIQ, VIQ, and GIQ can accept as many as on...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Characteristic |
Symbol |
Maximum Value |
Unit |
Notes | |
Core supply voltage |
VDD |
0.3 to 1.95 |
V |
4 | |
PLL supply voltage |
AVDD |
0.3 to 1.95 |
V |
4 | |
Processor bus supply voltage | BVSEL = 0 |
OVDD |
0.3 to 1.95 |
V |
3.6 |
BVSEL =HRESET or OVDD |
OVDD |
0.3 to 2.7 |
V |
3.7 | |
L3 bus supply voltage | L3VSEL = ¬HRESET |
GVDD |
0.3 to 1.65 |
V |
3.8 |
L3VSEL = 0 |
GVDD |
0.3 to 1.65 |
V |
3.9 | |
L3VSEL = HRESET or GVDD |
GVDD |
0.3 to 2.7 |
V |
3.10 | |
Input voltage | Processor bus |
Vin |
0.3 to OVDD + 0.3 |
V |
2.5 |
L3 bus |
Vin |
0.3 to GVDD + 0.3 |
V |
2.5 | |
JTAG signals |
Vin |
0.3 to OVDD + 0.3 |
V |
| |
Input voltage | Processor bus |
Vin |
0.3 to OVDD + 0.3 |
V |
2.5 |
JTAG signals |
Vin |
0.3 to OVDD + 0.3 |
V |
The MPC7455 is the third implementation of the fourth generation (G4) microprocessors from Motorola. It implements the full PowerPC 32-bit architecture and is targeted at networking and computing systems applications. The MPC7455 consists of a processor core, a 256-Kbyte L2, and an internal L3 tag and controller which support a glueless backside L3 cache through a dedicated high-bandwidth interface. The MPC7445 is identical to the MPC7455 except it does not support the L3 cache interface.
Figure 1 shows a block diagram of the MPC7455. The core is a high-performance superscalar design supporting a double-precision floating-point unit and a SIMD multimedia unit. The memory storage subsystem supports the MPX bus interface to main memory and other system resources. The L3 interface supports 1 or 2 Mbytes of external SRAM for L3 cache data.
Note that the MPC7455 is footprint-compatible with the MPC7450 and MPC7451, and the MPC7445 is footprint-compatible with the MPC7441.