MPC603EEC Selling Leads, Price trend, MPC603EEC DataSheet download, circuit diagram from SeekIC.com

Features: This section summarizes features of the 603e's implementation of the PowerPC architecture. Major featuresof the 603e are as follows:• High-performance, superscalar microprocessor - As many as three instructions issued and retired per clock - As many as five instructions in executio...

See larger image

SeekIC No. : 004426049 Detail

MPC603EEC: Features: This section summarizes features of the 603e's implementation of the PowerPC architecture. Major featuresof the 603e are as follows:• High-performance, superscalar microprocessor - A...

MPC603EEC Data Sheet

Get Latest Price

Part Number:: MPC603EEC
Supply Ability:: 5000

Price Break

Qty
1~5000

Unit Price
Negotiable

Processing time
15 Days

SeekIC Buyer Protection PLUS - newly updated for 2013!

Escrow Protection.
Guaranteed refunds.
Secure payments.
Learn more >>

Month Sales

268 Transactions

Rating

evaluate (4.8 stars)

Upload time: 2024/11/26

add to my favourite

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.

Product Details

Description

Features:

This section summarizes features of the 603e's implementation of the PowerPC architecture. Major features
of the 603e are as follows:
• High-performance, superscalar microprocessor
- As many as three instructions issued and retired per clock
- As many as five instructions in execution per clock
- Single-cycle execution for most instructions
- Pipelined FPU for all single-precision and most double-precision operations
• Five independent execution units and two register files
- BPU featuring static branch prediction
- A 32-bit IU
- Fully IEEE 754-compliant FPU for both single- and double-precision operations
- LSU for data transfer between data cache and GPRs and FPRs
- SRU that executes condition register (CR), special-purpose register (SPR) instructions, and
integer add/compare instructions
- Thirty-two GPRs for integer operands
- Thirty-two FPRs for single- or double-precision operands
• High instruction and data throughput
- Zero-cycle branch capability (branch folding)
- Programmable static branch prediction on unresolved conditional branches
- Instruction fetch unit capable of fetching two instructions per clock from the instruction cache
- A six-entry instruction queue that provides lookahead capability
- Independent pipelines with feed-forwarding that reduces data dependencies in hardware
- 16-Kbyte data cache-four-way set-associative, physically addressed; LRU replacement algorithm
- 16-Kbyte instruction cache-four-way set-associative, physically addressed; LRU replacement algorithm
- Cache write-back or write-through operation programmable on a per page or per block basis
- BPU that performs CR lookahead operations
- Address translation facilities for 4-Kbyte page size, variable block size, and 256-Mbyte segment size
- A 64-entry, two-way set-associative ITLB
- A 64-entry, two-way set-associative DTLB
- Four-entry data and instruction BAT arrays providing 128-Kbyte to 256-Mbyte blocks
- Software table search operations and updates supported through fast-trap mechanism
- 52-bit virtual address; 32-bit physical address
• Facilities for enhanced system performance
- A 32- or 64-bit split-transaction external data bus with burst transfers
- Support for one-level address pipelining and out-of-order bus transactions

Pinout

Connection Diagram

Specifications

Characteristic	Symbol	Value	Unit
Core supply voltage	V_dd	0.3 to 4.0	V
PLL supply voltage	A_Vdd	0.3 to 4.0	V
I/O supply voltage	O_Vdd	0.3 to 4.0	V
Input voltage	V_in	0.3 to 5.5	V
Storage temperature range	T_stg	55 to 150	°C

Notes:
1. Functional operating conditions are given in Table 2. Absolute maximum ratings are stress ratings only, and
functional operation at the maximums is not guaranteed. Stresses beyond those listed may affect device
reliability or cause permanent damage to the device.
2.Caution: V_inmust not exceed OVdd by more than 2.5 V at any time including during power-on reset.
3.Caution: OVdd must not exceed Vdd/AVdd by more than 2.5 V at any time including during power-on reset.
4.Caution: Vdd/AVdd must not exceed OVdd by more than 0.4 V at any time including during power-on reset.

Description

The following sections provide the package parameters and the mechanical dimensions of MPC603EEC for the 603e.

MPC603EEC

product image

floor Price/Ceiling Price

Price Break

Month Sales

Rating

Payment Methods

Recent History

Description

Customers Who Bought This Item Also Bought

Circuit Protection(3850)

Computers, Office - Components, Accessories(4539)

Prototyping Products(332)

Memory Cards, Modules(216)

Switches(5620)

Tapes, Adhesives(300)