MPC2105

The MPC2104/5/6/7 are designed to provide burstable, high performance L2 cache for the PowerPC 60x microprocessor family in conformance with the PowerPC Reference Platform (PReP) and the PowerPC Common Hardware Reference Platform (CHRP) specifications. MPC2104/5/6/7 utilize synchronous or asynchronous data RAMs.
The MPC2104, MPC2105, and MPC2106 utilize synchronous BurstRAMs.

The MPC2104/5/6/7 are configured as 32K x 72, 64K x 72, and 128K x 72 bits in a 182 (91 x 2) pin DIMM format. The MPC2104 uses four of Motorola's 5 V 32K x 18; the MPC2105 uses four of the 5 V 64K x 18; the MPC2106 uses eight of the 5 V 64K x 18. For tag bits, a 5 V cache tag RAM configured as 16K x 12 for tag field plus 16K x 2 for valid and dirty status bits is used.

Bursts of MPC2104/5/6/7 can be initiated with the ADS signal. burst addresses are generated internal to the BurstRAM by the CNTEN signal.

Write cycles of MPC2104/5/6/7 are internally self timed and are initiated by the rising edge of the clock (CLKx) inputs. Eight write enables are provided for byte write control.

The MPC2107 utilizes asynchronous data RAMs. The module is configured as 32K x 64 in the same 182 pin DIMM format. Again, 5 V cache tag RAMs configured as 16K x 12 for tag field plus 16K x 2 for valid and dirty status bits are used.

Burst capability is provided in that two burst addresses bypass the address latch. Presence detect pins of MPC2104/5/6/7 are available for auto configuration of the cache control. A serial EEPROM is optional to provide more indepth description of the cache module. This EEPROM will be available on future revisions of the module family.

The MPC2104/5/6/7 family pinout will support 5 V and 3.3 V components for a clear path to lower voltage and power savings. Both power supplies must be connected.

All of these cache modules are plug and pin compatible with each other.