Position: Home  > All Categories> Integrated Circuits (ICs) > MN86063

MN86063

Features: ·Pixels per line: between 16 and 4864 bits, in word (16-bit) increments.·Processing time per line: Individual pixels are processed within two system clock cycles. For a machine cycle of 10 MHz, processing the worst-case pattern for a 4096-bit line takes no more than 1 ms.·Time-shared, mu...

product image

MN86063 Picture
See larger image
SeekIC No. : 004424710 Detail

MN86063: Features: ·Pixels per line: between 16 and 4864 bits, in word (16-bit) increments.·Processing time per line: Individual pixels are processed within two system clock cycles. For a machine cycle of 10...

MN86063 Data Sheet

floor Price/Ceiling Price

Get Latest Price
Part Number:
MN86063
Supply Ability:
5000

Price Break

  • Qty
  • 1~5000
  • Unit Price
  • Negotiable
  • Processing time
  • 15 Days
Total Cost: $ 0.00

SeekIC Buyer Protection PLUS - newly updated for 2013!

  • Escrow Protection.
  • Guaranteed refunds.
  • Secure payments.
  • Learn more >>

Month Sales

268 Transactions

Rating

evaluate  (4.8 stars)

Upload time: 2024/11/26

add to my favourite

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.
Product Details

Description



Features:

·Pixels per line: between 16 and 4864 bits, in word (16-bit) increments.
·Processing time per line: Individual pixels are processed within two system clock cycles. For a machine cycle of 10 MHz, processing the worst-case pattern for a 4096-bit line takes no more than 1 ms.
·Time-shared, multiplex processing Support for time-shared, multiplex processing allows image I/O, enlargement/reduction processing, and coding/decoding to proceed concurrently for a group of lines. Image bus DMA transfers can also proceed concurrently with command processing.
·Multiple channels If lines consist of 2432 bits or fewer, commands can be processed simultaneously on two channels using time-sharing. These commands may be issued asynchronously.
·Bus configuration There are separate system and image buses. The latter features two independent master DMA channels; the former, four slave DMA channel pins.
·Image data I/O Image data I/O can use either the image or system bus.
·Byte conversion When the system bus is 16 bits wide, the chip can swap the upper and lower bytes of image or coded data. It can also swap the MSB and LSB.
·Memory management The chip includes pointer management for the image buffer connected to the image bus.
·Machine cycle The limit is 10 MHz. This means that the maximum input clock is twice this, or 20 MHz.


Application

Facsimile equipment


Pinout

Connection Diagram


Description

The MN86063 is a high-speed LSI codec for compressing and decompressing facsimile images. Features of MN86063  include real-time printing to laser printers, built-in line memory, enlargement and reduction, and code conversion.




Customers Who Bought This Item Also Bought

Margin,quality,low-cost products with low minimum orders. Secure your online payments with SeekIC Buyer Protection.
You may also be interested in :
Optoelectronics
SFH7770
TLP423J
Capacitors
GRM188R71H103KA01D
GRM21BR71H104KA01L
Hardware, Fasteners, Accessories
MF-A02
LMS700KF07
Boxes, Enclosures, Racks
ACLSN12
ACLJIC
Fans, Thermal Management
3610ML-05W-B49
1608KL-05W-B39
Resistors
A101G
3006P-1-205LF
View more