Features: • 56 pin SSOP or 64 pin LQFP package• On-chip PLL generates output clocks up to 80 MHz (SSOP) or 133.33 MHz (LQFP)• Zero delay plus multiplier function• 32 low-skew outputs can eliminate chip-to-chip skew concerns in systems with less than 33 clocks• Output ...
MK74ZD133: Features: • 56 pin SSOP or 64 pin LQFP package• On-chip PLL generates output clocks up to 80 MHz (SSOP) or 133.33 MHz (LQFP)• Zero delay plus multiplier function• 32 low-skew...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Parameter |
Conditions |
Minimum |
Typical |
Maximum |
Units |
Supply Voltage, VDD | Referenced to GND |
7 |
V | ||
Inputs | Referenced to GND |
-0.5 |
VDD+0.5V |
V | |
Clock Outputs | Referenced to GND |
-0.5 |
VDD+0.5V |
V | |
Ambient Operating Temperature |
0 |
70 |
|||
Soldering Temperature | Max of 20 seconds |
260 |
|||
Storage temperature |
-65 |
150 |
The MK74ZD133 is a monolithic CMOS high speed clock driver that includes an on-chip PLL (Phase Locked Loop). Ideal for communications and other systems that require a large number of high-speed clocks, the unique combination of PLL and 32 outputs can eliminate oscillators and multiple low skew buffers. With 32 outputs included in one device, there is also no need to worry about chip-to-chip skew. The zero delay modes cause the input clock rising edge to be synchronized with all of the outputs' rising edges.
The MK74ZD133 has a large selection of built-in multipliers, making it possible to run from a clock input as low as 10 MHz and generate high frequency outputs up to 80 MHz in the SSOP. For speeds up to 133.33 MHz, use the LQFP package.